ploteirele user manual

Title	plotcircle (IP core)
Author	Nikolaos Kavvadias Courtesy of Ajax Compilers
Contact	nkavvadias@ajaxcompilers.com
Website	http://www.ajaxcompilers.com
Release Date	07 January 2013
Version	1.0.0
Rev. history	
v1.0.0	07-01-2013
	First public release.

1. Introduction

The PLOTCIRCLE graphics unit module is a synthesizable RTL model of a quadrant-based circle drawing algorithm. The algorithm determines which points should be plotted in order to form a close approximation of a circle with center coordinates (xm,ym) and radius r. It can be used for drawing circles on raster displays as well as fundamental functionality in numerous software graphics libraries.

The algorithm uses only integer operations such as addition, subtraction, bit shifting, comparison, absolute value and conditional moves. It consists of a single loop that keeps track of the propagated error over the x- and y-axis, which is then used for calculating four pixels (one per quadrant), during each iteration. The loop terminates when all the possible steps over the x- or y- axes are exhausted.

The following sections provide details on the contents of the distributed IP core, which include all necessary materials such as source files and scripts for RTL simulation and logic synthesis. Further, a demonstration system with VGA output is provided for FPGA testing of the PLOTCIRCLE IP core.

Reference documentation for PLOTCIRCLE can be found in the /doc subdirectory in plain text, HTML and PDF form.

2. Functional description

PLOTCIRCLE is implemented as a fully synchronous FSMD (Finite-State Machine with Datapath). The interface diagram for streamed pixel generation is shown below. The core uses a single external clock source, connected to signal CLK. It can be asynchronously reset with the active high signal RESET. Signal START activates the core. Data inputs XM, YM and R are the center coordinates and circle radius, respectively. Data outputs XOUT, YOUT are the x- and y-axis coordinates of the currently emitted pixel. DONE signifies the end of the current computation; when VALID is raised, a new pair of outputs (XOUT, YOUT) has been generated. READY indicates that the core can accept new input.




Figure 1: PLOTCIRCLE FSMD I/O interface.

3. File listing

The PLOTCIRCLE distribution includes the following files.

/plotcircle	Top-level directory
/bench/vhdl	Benchmarks VHDL directory
plotcircle_tb.vhd	Self-checking testbench for the plotcircle IP.
std_logic_1164_ta.vhd std_logic_textio.vhd	Useful additions to the std_logic_1164 package. Draft version of the std_logic_textio package.
/doc	Documentation directory
AUTHORS	List of authors.
LICENSE	End-user license agreement for using the "plotcircle" distribution.
plotcircle-fsmd-if.png	PNG image illustrating the plotcircle I/O interface.
plotcircle-pb.pdf	Product brief (brochure) for the PLOTCIRCLE IP core.
README	This file.
README.html	HTML version of README.
README.pdf	PDF version of README.
VERSION	Current version of the PLOTCIRCLE IP core.
/rtl/vhdl	RTL source code directory for the IP core
plotcircle.vhd	RTL VHDL design file.
/sim/rtl_sim	RTL simulation files directory
sim/rtl_sim/bin	RTL simulation scripts directory
plotcircle.do	do script for Mentor Modelsim simulation.
plotcircle.mk	GNU Makefile for GHDL simulation.
/sim/rtl_sim/out	Dumps and other useful output from RTL simulation
plotcircle.vcd	Value Change Dump file generated from RTL simulation.
plotcircle_results.txt	Diagnostic output from RTL simulation.
/sim/rtl_sim/run	Files for running RTL simulations
plotcircle_data.txt	Reference input/output data for RTL simulation.
plotcircle-ghdl.sh	Bash shell script for running the GHDL simulation.
plotcircle-mti.sh	Bash shell script for running the Modelsim simulation.
/sim/rtl_sim/vhdl	VHDL sources for RTL simulation

	1
clockdiv.vhd	Parametric clock divider.
colordec.vhd	Color decoder to RGB444.
data_bram.vhd	Block-RAM based memory model.
imgmap.vhd	Plotline data generation and storage (data_bram).
plotcircle_system.vhd	Top-level VHDL source of the plotcircle demo system.
vga_controller.vhd	Parametric VGA controller.
/sw	Software utilities
plotcircle.bsl	Optimized BASIL model for plotcircle.
plotcircle.pbm	Generated PBM (binary) image from C model simulation.
plotcircle.ppm	Generated PPM (color) image from C model simulation.
plotcircle_test.c	Reference C model for the line drawing application.
/syn/xise	Synthesis files for use with Xilinx ISE
/sim/xise/bin	Synthesis scripts directory
xst.mk	Standard Makefile for command-line usage of ISE.
/sim/rtl_sim/out	Bitfiles and other useful output from synthesis
plotcircle-256x256.bit	Reference bitstream for the plotcircle system.
/sim/rtl_sim/run	Files for running synthesis
plotcircle_sys-syn.sh	Bash shell script for invoking the ISE tools.
plotcircle_system.bit	Newly generated bitstream as the result of synthesis.
/sim/rtl_sim/src	Additional source files for running synthesis
plotcircle_sys_s3an.ucf	User constraint file for the Xilinx Spartan-3AN starter kit development board.

4. Simulation

The PLOTCIRCLE IP core distribution supports both GHDL and Mentor Modelsim simulation.

4.1. GHDL

For running the GHDL simulation, change directory to the /sim/rtl_sim/run subdirectory:

\$ cd \$PLOTCIRCLE_HOME/sim/rtl_sim/run

assuming PLOTCIRCLE_HOME is the directory where the top-level /plotcircle is found. Then, the corresponding shell script is executed:

\$./plotcircle-ghdl.sh

The simulation produces two files, a VCD (waveform) dump named plotcircle.vcd and the diagnostic text file plotcircle_results.txt which are automatically copied to the /sim/rtl_sim/out subdirectory.

4.2. Modelsim

Similarly, for running the Modelsim simulation, the corresponding shell script is executed from the /sim/rtl_sim/run subdirectory:

\$./plotcircle-mti.sh

As in the GHDL case, the VCD dump and the diagnostic text file are produced.

5. Synthesis

The PLOTCIRCLE IP core distribution supports both logic synthesis of a demo system that utilizes the PLOTCIRCLE IP core for basic graphics generation. It should be noted that due to the specific block RAM storage size of the tested device (Xilinx XC3S700AN) the visible display is limited to 256x256. Different visible display dimensions are possible by configuring the X_OFFSET, Y_OFFSET, X_SIZE and Y_SIZE generics of the imgmap module.

5.1. Demo system

The demo system comprises of the following components:

- plotcircle_system: The top-level component.
- imgmap: Provides data content storage. Data is generated by plotcircle.
- vga_controller: VGA controller for graphic (bitmap) output.
- clockdiv: Clock divider.
- colordec: Color decoder for 16-color generation.
- data_bram: Synchronous read RAM model using separate address ports for writing and reading. Reading is solely used for graphics display.
- plotcircle: The actual PLOTCIRCLE IP core component.

5.2. Running the synthesis script

For running the Xilinx ISE synthesis, change directory to the /syn/xise/run subdirectory:

\$ cd \$PLOTCIRCLE_HOME/syn/xise/run

and execute the corresponding script:

\$./plotcircle_system-syn.sh

The synthesis procedure invokes several Xilinx ISE command-line tools for logic synthesis as described in the corresponding Makefile, found in the the /syn/xise/bin subdirectory.

Typically, this process includes the following:

- Generation of the *.xst synthesis script file.
- Generation of the *.ngc gate-level netlist file in NGC format.
- Building the corresponding *.ngd file.
- Performing mapping using map which generates the corresponding *.ncd file.
- Place-and-routing using par which updates the corresponding *.ncd file.
- Tracing critical paths using trce for reoptimizing the *.ncd file.
- Bitstream generation (*.bit) using bitgen.

Finally, the plotcircle_system.bit bitstream file is produced and the impact GUI is invoked. From the impact GUI the following procedure is suggested (other options are also valid choices):

- Select No in the Automatically Project File Load popup screen.
- Select No in the Automatically create and save a project popup screen.
- Select Cancel in the New Impact project.
- From within the Impact Flows card (near top-left), double click on Boundary Scan.
- From the File menu, select Initialize Chain.
- Select Yes in the Auto Assign Configuration Files Query Dialog popup.
- Select the generated bitfile from the Assign New Configuration File popup for loading to the XC3S700AN device.
- Subsequently, select Bypass in order not to load the XCF04S PROM.
- Select OK in the Device Programming Properties popup.
- Right click to the XC3S700AN device symbol.
- Select Program FPGA Only.

Remember to connect a CRT/LCD VGA monitor to the development board's DSUB-15 connector.

6. Reference software application

The reference C application, available in the /sw subdirectory provides an implementation for Bresenham's line generation algorithm.

There are two basic usage schemes of plotcircle_test.c.

When compiled as follows:

```
$ gcc -DTEST -DSTREAM -Wall -02 -o plotcircle_test.exe plotcircle_test.c
```

executing plotcircle_test.exe, is used for generating the plotcircle_data.txt reference data file:

```
./plotcircle_test.exe >& plotcircle_data.txt
```

This file should be copied to the sim/rtl_sim/run subdirectory.

Alternatively, the reference application can be compiled for generating either a PBM (monochrome) or PPM (color) image file that emulates the VGA graphics display of the demo plotcircle system.

Thus, when compiled as follows:

```
\ gcc -DTEST -DSTORE -DDIAGNOSTICS -DSPARTAN3AN -DCOLOR -Wall -02 -o plotcircle_test.exe plotcircle_test.c
```

executing plotcircle_test.exe, produces the plotcircle.ppm file, while

```
$ gcc -DTEST -DSTORE -DDIAGNOSTICS -DSPARTAN3AN -Wall -02 -o plotcircle_test.exe
plotcircle_test.c
```

is used for generating the monochrome plotcircle.pbm file.

7. Prerequisities

- Standard UNIX-based tools (tested with gcc-3.4.4 on cygwin/x86).
 - make
 - bash (shell)

For this reason, Cygwin (http://sources.redhat.com/cygwin) is suggested, since it provides a near-complete POSIX environment.

- GHDL simulator (http://ghdl.free.fr) or Modelsim (http://www.model.com). The latest GHDL distribution (0.29.1, Windows version) also installs GTKwave on Windows.
- Xilinx ISE (free ISE webpack is available from the Xilinx website: http://www.xilinx.com)
- XnView [optional] is an image file viewer that supports PBM, PGM and PPM files. It is available from here: http://www.xnview.com