


SC21 - Intel® Atom™ SBC for Intelligent Displays



Configuration example

User Manual

SC21 - Intel® Atom™ SBC for Intelligent Displays

The SC21 is a rugged, fanless and maintenance-free single-board computer for intelligent display devices, e.g. for infotainment purposes in trains, public buses or airplanes. Its small size makes it suitable for display devices with TFT LCD panels as small as 10.4".

The SC21 is controlled by the Intel® Atom™ XL Z520PT running at 1.33 GHz and comes with 1 GB of DDR2 SDRAM and a microSD card slot. The standard interfaces comprise 2 Fast Ethernet (via RJ45 connectors) and 2 USB ports as well as four binary inputs (via the 10-pin power supply connector). The two Ethernet interfaces have switch functionality to provide Ethernet connection to subsequent intelligent displays. A temperature sensor is provided to monitor and control the display. With the exception of the LVDS signals and the display backlight brightness control, all I/O signals are concentrated on a customizable connector PCB, including a USB-driven connector for a touch interface.

The SC21 is equipped with an internal 9 to 36 V (12 VDC nom. or 24 VDC nom.) wide-range power supply and able to operate in a -40 to +70°C environment (+85°C for 10 minutes). It complies with the class Tx railway standard, an optionally available external PSU suited for railway applications can also provide EN 50155 conformity. All electronic components are soldered to withstand shock and vibration and prepared for conformal coating.

Options include other types of the Intel® Atom™ XL processor, a brightness sensor to control the display, a serial interface that can be added via an SA-Adapter™, HD audio via a D-Sub connector and an additional LVDS connection for a secondary display, with the two displays then showing individual or identical content as required by the application. A PCI Express® Mini Card slot (with a SIM card slot) in combination with an external antenna can be used to incorporate wireless functions like WIFI, WIMAX, GSM/GPRS, UMTS etc.

Technical Data

CPU

- Intel® Atom™ Z520PT
 - 1.33 GHz processor core frequency
 - 533 MHz system bus frequency
- Chipset
 - Intel® system controller hub US15W

Memory

- 1 GB DDR2 SDRAM system memory
 - Soldered
 - 533 MHz memory bus frequency
- microSD card slot
- SATA interface for HDD/SSD
 - Transfer rates up to 100 MB/s

Graphics

- 1 LVDS 25-pin connector
 - For direct connection of an LVDS display with a resolution of up to 1366x768 (secondary interface with up to 1900x1200)
- 1 LVDS backlight 10-pin connector
 - Brightness control via SW

PCI Express® Mini Card slot

- For functions like WIFI, WIMAX, GSM/GPRS, UMTS
- SIM card slot
- PCI Express® or USB interface
- Accessible via e.g. a Reverse SMA connector

I/O

- USB
 - Two USB 2.0 host ports
 - Accessible via Series A connectors
 - UHCI implementation
 - Data rates up to 480Mbps/s
- Ethernet
 - Two 10/100Base-T Ethernet channels
 - Accessible via RJ45 connectors
 - Switch functionality
- Touch interface connector
 - USB-driven 5-pin connector
 - Touch technology depending on touch sensor, touch controller and SW
- 4 binary inputs via 10-pin power connector
 - Universal inputs, e.g., for geographical addressing

Intelligent Power Supply with Controller

- Voltage supervision
- Temperature supervision via LM50 sensor
- Backlight control (turns off display at configurable temperatures)
- Buffer functionality for RTC and BIOS CMOS
- Reset of CPU board possible
- Wake on time
- Watchdog
- Accessible via SMBus

Electrical Specifications

- Supply voltage:
 - 12 VDC nom. or 24 VDC nom. (9 to 36 V)
- Power consumption:
 - Ca. 8 W (without display)

Mechanical Specifications

- Dimensions: 220 mm x 150 mm x 35 mm
- Weight: <500 g (with heat sink)

Environmental Specifications

- Temperature range (operation):
 - -40°C to 70°C, with up to 85°C for 10 minutes according to class Tx (EN50155)
 - Prepared for conductive cooling (via connection from mounting frame to metal display housing)
 - Fanless operation
- Temperature range (storage): -40..+85°C
- Relative humidity (operation): max. 95% non-condensing
- Relative humidity (storage): max. 95% non-condensing
- Altitude: -300 m to + 3,000 m
- Shock: according to EN 50155 (10.2.11)
- Vibration: according to EN 50155 (10.2.11)

MTBF

- 213,000 h @ 40°C according to IEC/TR 62380 (RDF 2000)

EMC


- Conforming to EN 50155, EN 50121-3-2/EN 61000-4-5
- Conforming to e1 requirements of the German Federal Motor Transport Authority

Software Support



- Windows® XP Embedded
- For more information on supported operating system versions and drivers see [online data sheet](#).

Block Diagram



Configuration Options

CPU

- Intel® Atom™ Z530P, 1.6GHz, 533MHz FSB
- Intel® Atom™ Z510P, 1.1GHz, 400MHz FSB
- Intel® Atom™ Z520PT, 1.33GHz, 533MHz FSB
- Intel® Atom™ Z510PT, 1.1GHz, 400MHz FSB

Graphics

- 8-bit LVDS for secondary display via SDVO-to-LVDS converter
 - Resolution: Up to 1920x1200
 - Backlight control via brightness sensor

Memory

- Second microSD card slot
- USB Flash SSD
 - Up to 8 GB

PCI Express® Mini Card slot

- Slot compatible with half-size modules

I/O

- Ethernet
 - 2 Fast Ethernet on M12 connectors
- HD audio
 - HD audio codec
 - Audio stereo in
 - Audio stereo out
 - SPDIF out
 - All available via 9-pin D-Sub connector
- Serial interface
 - 1 serial interface realized via SA-Adapter™, e.g. RS232 or RS422, isolated or not, IBIS, GPS
- Custom connector available instead of standard I/O interface board

Electrical Specifications

- External PSU suited for railway applications

Software

- Linux

As the product concept is very flexible, there are many other configuration possibilities. Please contact our sales team if you do not find your required function in the options.



For available standard configurations see online data sheet.

Product Safety



Electrostatic Discharge (ESD)

Computer boards and components contain electrostatic sensitive devices. Electrostatic discharge (ESD) can damage components. To protect the board and other components against damage from static electricity, you should follow some precautions whenever you work on your computer.

- Power down and unplug your computer system when working on the inside.
- Hold components by the edges and try not to touch the IC chips, leads, or circuitry.
- Use a grounded wrist strap before handling computer components.
- Place components on a grounded antistatic pad or on the bag that came with the component whenever the components are separated from the system.
- Store the board only in its original ESD-protected packaging. Retain the original packaging in case you need to return the board to MEN for repair.

About this Document

This user manual describes the hardware functions of the board, connection of peripheral devices and integration into a system. It also provides additional information for special applications and configurations of the board.

The manual does not include detailed information on individual components (data sheets etc.). A list of literature is given in the appendix.

History

Issue	Comments	Date
E1	First issue	2010-11-10
E2	Fixed hyperlink in board supervision chapter Cosmetics	2010-11-25

Conventions



This sign marks important notes or warnings concerning proper functionality of the product described in this document. You should read them in any case.

italics

Folder, file and function names are printed in *italics*.

bold

Bold type is used for emphasis.

monospace

A monospaced font type is used for hexadecimal numbers, listings, C function descriptions or wherever appropriate. Hexadecimal numbers are preceded by "0x".

hyperlink

Hyperlinks are printed in blue color.



The globe will show you where [hyperlinks](#) lead directly to the Internet, so you can look for the latest information online.

IRQ#
/IRQ

Signal names followed by "#" or preceded by a slash ("/") indicate that this signal is either active low or that it becomes active at a falling edge.

in/out

Signal directions in signal mnemonics tables generally refer to the corresponding board or component, "in" meaning "to the board or component", "out" meaning "coming from it".



Vertical lines on the outer margin signal technical changes to the previous issue of the document.

Legal Information

MEN Mikro Elektronik reserves the right to make changes without further notice to any products herein. MEN makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does MEN assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages.

"Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts.

MEN does not convey any license under its patent rights nor the rights of others.

Unless agreed otherwise, MEN products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the MEN product could create a situation where personal injury or death may occur. Should Buyer purchase or use MEN products for any such unintended or unauthorized application, Buyer shall indemnify and hold MEN and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that MEN was negligent regarding the design or manufacture of the part.

Unless agreed otherwise, the products of MEN Mikro Elektronik are not suited for use in nuclear reactors or for application in medical appliances used for therapeutical purposes. Application of MEN products in such plants is only possible after the user has precisely specified the operation environment and after MEN Mikro Elektronik has consequently adapted and released the product.

ESM™, ESMi™, MDIS™, MDIS4™, MDIS5™, MENMON™, M-Module™, M-Modules™, SA-Adapter™, SA-Adapters™, UBox™, USM™ and the MBIOS logo are trademarks of MEN Mikro Elektronik GmbH. PC-MIP® is a registered trademark of MEN Micro, Inc. and SBS Technologies, Inc. MEN Mikro Elektronik®, ESMexpress®, MIPIOS® and the MEN logo are registered trademarks of MEN Mikro Elektronik GmbH.

ExpressCard® is a registered trademark of PCMCIA. Freescale™ and PowerQUICC™ are trademarks of Freescale Semiconductor, Inc. PowerPC® is a registered trademark of IBM Corp. Intel® Atom™ and Intel® Core™ are trademarks of Intel, Inc. Celeron®, Intel®, Pentium® and Xeon® are registered trademarks of Intel, Inc. microSD™ is a trademark of SD-3C, LLC. Microsoft® and Windows® are registered trademarks of Microsoft Corp. Windows® Vista™ is a trademark of Microsoft Corp. PCI Express® and PCIe® are registered trademarks of PCI-SIG. CompactFlash® is a registered trademark of SanDisk Corp.

All other products or services mentioned in this publication are identified by the trademarks, service marks, or product names as designated by the companies who market those products. The trademarks and registered trademarks are held by the companies producing them. Inquiries concerning such trademarks should be made directly to those companies. All other brand or product names are trademarks or registered trademarks of their respective holders.

Information in this document has been carefully checked and is believed to be accurate as of the date of publication; however, no responsibility is assumed for inaccuracies. MEN Mikro Elektronik accepts no liability for consequential or incidental damages arising from the use of its products and reserves the right to make changes on the products herein without notice to improve reliability, function or design. MEN Mikro Elektronik does not assume any liability arising out of the application or use of the products described in this document.

Copyright © 2010 MEN Mikro Elektronik GmbH. All rights reserved.



Please recycle

Germany

MEN Mikro Elektronik GmbH
Neuwieder Straße 5-7
90411 Nuremberg
Phone +49-911-99 33 5-0
Fax +49-911-99 33 5-901
E-mail info@men.de
www.men.de

France

MEN Mikro Elektronik SA
18, rue René Cassin
ZA de la Châtelaine
74240 Gaillard
Phone +33 (0) 450-955-312
Fax +33 (0) 450-955-211
E-mail info@men-france.fr
www.men-france.fr

USA

MEN Micro, Inc.
24 North Main Street
Ambler, PA 19002
Phone (215) 542-9575
Fax (215) 542-9577
E-mail sales@menmicro.com
www.menmicro.com

Contents

1	Getting Started	14
1.1	Map of the Board	14
1.2	First Operation	15
1.3	Installing Operating System Software	15
1.4	Installing Driver Software	15
2	Functional Description	16
2.1	Power Supply	16
2.1.1	Binary inputs	16
2.2	Board Supervision	17
2.3	Reset	17
2.4	Real-Time Clock	17
2.5	Processor Core	18
2.5.1	Thermal Considerations	18
2.6	Memory	19
2.6.1	DRAM System Memory	19
2.6.2	Boot Flash	19
2.6.3	EEPROM	19
2.7	Mass Storage	19
2.7.1	microSD Card Interface	19
2.7.2	Serial ATA (SATA)	20
2.7.3	USB Flash SSD (optional)	21
2.8	PCI Express	21
2.8.1	PCI Express Mini Card Interface	21
2.9	Graphics	23
2.10	LVDS Interfaces	23
2.10.1	LVDS Backlight	24
2.11	Brightness Sensor (optional)	25
2.12	USB Interface	26
2.13	Ethernet Interface	27
2.14	Ethernet and General Status LEDs	27
2.15	I2C Interface	29
2.16	Touch Interface	29
2.16.1	Serial Interface via SA-Adapter (optional)	29
2.17	Audio (optional)	30
3	BIOS	31
3.1	Main Menu	31
3.2	Standard CMOS Features	32
3.3	Advanced BIOS Features	34
3.4	Advanced Chipset Features	38
3.5	Integrated Peripherals	40
3.6	Power Management Setup	43

3.7	PNP/PCI Configurations	45
3.8	PC Health Status	47
3.9	Frequency/Voltage Control	47
3.10	Load Fail-Safe Defaults	48
3.11	Load Optimized Defaults	48
3.12	Set Password	48
3.13	Save & Exit Setup	48
3.14	Exit without Saving	48
4	Organization of the Board	49
4.1	Memory Mappings	49
4.1.1	Processor View of the Memory Map	49
4.1.2	I/O Memory Map	50
4.2	PCI Devices	51
4.3	SMBus Devices	52
4.4	Interrupt Mapping	52
5	Appendix	53
5.1	Literature and Web Resources	53
5.1.1	CPU	53
5.1.2	SATA	53
5.1.3	USB	53
5.1.4	Ethernet	53
5.1.5	HD Audio	53
5.1.6	PCI Express	54
5.1.7	PCI Express Mini Card	54
5.2	Finding out the Product's Article Number, Revision and Serial Number	54

Figures

Figure 1. Map of the board.	14
Figure 2. Coding connector	16
Figure 3. Optional mounting screw hole on standard heat sink.	18
Figure 4. Position of Ethernet and general status LEDs on connector board ...	28
Figure 5. Labels giving the product's article number, revision and serial number	54

Tables

Table 1.	Power supply VCC / coding connector pin assignment	16
Table 2.	Processor core options on SC21	18
Table 3.	Pin assignment of SATA connector	20
Table 4.	Signal mnemonics of SATA connector	20
Table 5.	Pin assignment of 52-pin PCI Express Mini Card connector	21
Table 6.	Signal mnemonics of 52-pin PCI Express Mini Card connector	22
Table 7.	Primary LVDS pin assignment.	23
Table 8.	Secondary LVDS pin assignment.	24
Table 9.	Primary LVDS backlight connector pin assignment	25
Table 10.	Secondary LVDS backlight connector pin assignment	25
Table 11.	Pin assignment of USB front-panel connectors	26
Table 12.	Pin assignment of the 8-pin RJ45 Ethernet 10/100Base-T connectors	27
Table 13.	Ethernet and general status LEDs (from top to bottom as depicted above).	28
Table 14.	Error codes signaled by board management controller via LED flashes	28
Table 15.	I2C interface connector pin assignment	29
Table 16.	Touch interface connector pin assignment	29
Table 17.	Pin assignment of the HD audio interface	30
Table 18.	Signal mnemonics of the HD audio interface.	30
Table 19.	Memory map – processor view	49
Table 20.	Memory map - I/O	50
Table 21.	PCI Devices	51
Table 22.	SMBus devices	52
Table 23.	Interrupts.	52


1 Getting Started

This chapter gives an overview of the board and some hints for first installation in a system.

1.1 Map of the Board

The following board map shows the board assembly from its cover side (top) and connector side (bottom).

Figure 1. Map of the board



1.2 First Operation

You can use the following check list when installing the board for the first time and with minimum configuration using a Windows host PC.

- ☒ Power-down the system.
- ☒ Connect a USB keyboard and mouse to the USB connectors of the SC21.
- ☒ Connect a flat-panel display capable of displaying the resolution of 1024x786 to the LVDS connector of the SC21.
- ☒ Power-up the system.
- ☒ You can start up the BIOS setup menu by hitting the key (see [Chapter 3 BIOS on page 31](#)).
- ☒ Now you can make configurations in BIOS (see [Chapter 3 BIOS on page 31](#)).
- ☒ Observe the installation instructions for the respective software.

1.3 Installing Operating System Software

The board supports Windows XP Embedded and Linux (on request).



By standard, no operating system is installed on the board. Please refer to the operating system installation documentation on how to install the software!



You can find any software available on MEN's [website](#).

1.4 Installing Driver Software

For a detailed description on how to install driver software please refer to the respective documentation.



You can find any driver software available for download on MEN's [website](#).


2 Functional Description

The following describes the individual functions of the board and their configuration on the board. There is no detailed description of the individual controller chips and the CPU. They can be obtained from the data sheets or data books of the semiconductor manufacturer concerned ([Chapter 5.1 Literature and Web Resources on page 53](#)).

2.1 Power Supply

The SC21 is supplied with a nominal voltage of 12 V or 24 V (9..36 VDC). All other required voltages are generated on-board. The SC21 provides one 10-pin spring-terminal that is also used for the unit's binary inputs.


Table 1. Power supply VCC / coding connector pin assignment

	Pin	Name	Description
	1	9-36VDC	Power input
	2	IGND	GND power input
	3	BININ0	Binary0 coding input
	4	V_IN(BININ)	VSupply and BININ0 supply
	5	BININ1	Binary1 coding input
	6	V_IN(BININ)	VSupply and BININ1 supply
	7	BININ2	Binary2 coding input
	8	V_IN(BININ)	VSupply and BININ2 supply
	9	BININ3	Binary3 coding input
	10	V_IN(BININ)	VSupply and BININ3 supply

2.1.1 Binary inputs

The SC21 provides 4 binary inputs. The maximum input voltage is 36 VDC. The threshold voltage is 6 V. The binary inputs are protected via suppressor diodes. To provide a simple circuit, the inputs are realized without galvanic isolation. The binary inputs are connected to the BMC. ESD and burst protection according EN50155 is guaranteed. To provide a coding function with the binary inputs, the supply voltage is connectable to the binary inputs with a cable bridge on the connector.

Figure 2. Coding connector



2.2 Board Supervision

The SC21 provides an intelligent board management controller (BMC) with the following main features:

- Board power sequencing control
- Voltage supervision
- System watchdog
- Software reset functionality
- Error state logging
- Power mode settings
- SMBus communication with main CPU

The watchdog device monitors the board on operating system level. If enabled, the watchdog must be triggered by application software. If the trigger is overdue, the watchdog initiates a board reset and this way can put the system back into operation when the software hangs.

The watchdog uses a configurable time interval or is disabled. Settings are made through BIOS or via an MEN software driver.

In addition, the SC21 uses a National LM95245 device to measure the CPU die temperature and the local board temperature.

MEN provides dedicated software drivers for the board controller and LM95245 device. For a detailed description of the functionality of the driver software please refer to the drivers' documentation.



You can find any driver software and documentation available for download on MEN's [website](#).

2.3 Reset

The SC21 generates its own reset signal. You can wake it up from reset state by externally switching the power supply off and on.

2.4 Real-Time Clock

The supply voltage for the RTC is buffered with a capacitor that provides at least 72 hours buffer time at 40°C.

2.5 Processor Core

The standard model of the SC21 is equipped with an Intel Atom Z520PT (1.33 GHz) processor. The following table gives a performance overview:

Table 2. Processor core options on SC21


Processor Type	Core Frequency	L2 Cache	Front Side Bus
Atom Z510P	1.1 GHz	512 KB	400 MHz
Atom Z530P	1.6 GHz	512 KB	533 MHz
Atom Z510PT	1.1GHz	512 KB	400MHz
Atom Z520PT	1.33GHz	512 KB	533MHz

2.5.1 Thermal Considerations

The SC21 generates around 8 W of power dissipation (without a display).

The standard SC21 model is equipped with a heat sink. Note that only three of its screws are necessary to hold the heat sink in place, a fourth screw hole (marked in red in the photo below) can alternatively be used for mounting the SC21 board.

Figure 3. Optional mounting screw hole on standard heat sink



While the standard SC21 model is designed for convection cooling, the unit is also prepared for conductive cooling.



Please note that if you do not use the heat sink supplied by MEN and/or no heat sink, warranty on functionality and reliability of the SC21 may cease. If you have any questions or problems regarding thermal behavior, please contact MEN.

2.6 Memory

2.6.1 DRAM System Memory

The board provides 1 GB on-board, soldered DDR2 (double data rate) SDRAM. The memory bus is 64 bits wide (one channel) and operates with up to 533 MHz.

2.6.2 Boot Flash

The SC21 has an 8-Mbit LPC Firmware Hub (FWH) implemented as on-board Flash for BIOS data.

2.6.3 EEPROM

The board has a 2-kbit serial EEPROM for factory data.

2.7 Mass Storage


2.7.1 microSD Card Interface

The SC21 provides a USB-driven 4-bit slot for a standard microSD card. A second microSD card slot is optional.

2.7.2 Serial ATA (SATA)

The SC21 provides one SATA interface that supports transfer rates up to 100 MB/s.

Table 3. Pin assignment of SATA connector

	S1	GND
	S2	SATA_TX+
	S3	SATA_TX-
	S4	GND
	S5	SATA_RX-
	S6	SATA_RX+
	S7	GND
	Key and spacing, separate signal and power segments	
	P1	+3.3V (optional)
	P2	+3.3V (optional)
	P3	+3.3V (optional)
	P4	GND
	P5	GND
	P6	GND
	P7	+5V
	P8	+5V
	P9	+5V
	P10	GND
	P11	GND
	P12	GND
	P13	+12V
	P14	+12V
	P15	+12V

Connector type:

- 7- & 15-pin SATA receptacle connector, 1.27mm pitch

Table 4. Signal mnemonics of SATA connector

Signal	Direction	Function
+12V	out	+12 V power supply (optional)
+3.3V	out	+3.3 V power supply
+5V	out	+5 V power supply
GND	-	Digital ground
SATA_RX+, SATA_RX-	in	Differential pair of SATA receive lines
SATA_TX+, SATA_TX-	out	Differential pair of SATA transmit lines

2.7.3 USB Flash SSD (optional)

Another optional mass storage solution for the SC21 is a USB-driven Flash SSD (solid state drive).

2.8 PCI Express

The SC21 offers one PCI Express x1 link for the PCI Express Mini Card.

2.8.1 PCI Express Mini Card Interface

The SC21 supports the PCI Express Mini Card standard. As an option, it can also be equipped with a PCI Express Mini Card slot compatible with half-size modules.

PCI Express Mini Cards are small form factor PCI Express cards. The main differences between an ExpressCard and a PCI Express Mini Card is a smaller form factor optimized for mobile computing platforms and a card-system Interconnection optimized for communication applications. PCI Express Mini Cards also use smaller connectors than standard ExpressCards.

The cards use either a single PCI Express lane (x1) or a USB connection; the SC21 supports both. It is equipped with one 52-pin standard PCI Express Mini Card connector. The following standard signals are supported (signal directions according to PCI Express Mini Card standard):

Table 5. Pin assignment of 52-pin PCI Express Mini Card connector

Pin	Signal	Pin	Signal
51	Reserved	52	+3.3Vaux
49	Reserved	50	GND
47	Reserved	48	+1.5V
45	Reserved	46	LED_WPAN#
43	GND	44	LED_WLAN#
41	+3.3Vaux	42	LED_WWAN#
39	+3.3Vaux	40	GND
37	GND	38	USB_D+
35	GND	36	USB_D-
33	PETp0	34	GND
31	PETn0	32	SMB_DATA
29	GND	30	SMB_CLK
27	GND	28	+1.5V
25	PERp0	26	GND
23	PERn0	24	+3.3Vaux
21	GND	22	PERST#
19	Reserved	20	Reserved
17	Reserved	18	GND
Mechanical Key			

Pin	Signal	Pin	Signal
15	GND	16	UIM_VPP
13	REFCLK+	14	UIM_RST
11	REFCLK-	12	UIM_CLK
9	GND	10	UIM_DATA
7	CLKREQ#	8	UIM_PWR
5	Reserved	6	1.5V
3	Reserved	4	GND
1	WAKE#	2	+3.3Vaux

Table 6. Signal mnemonics of 52-pin PCI Express Mini Card connector

	Signal	Direction	Function
Power	GND	-	Ground
	+3.3Vaux	out	3.3V source
	1.5V	out	1.5V source
SIM card	UIM_PWR	out	SIM card power
	UIM_DATA	in/out	SIM card data
	UIM_CLK	out	SIM card clock
	UIM_RST	out	SIM card reset
	UIM_VPP		not connected
PCI Express	REFCLK-/REF-CLK+	in	PCI Express differential reference clock
	PERn0/PERp0	out	PCI Express receive signals
	PETn0/PETp0	in	PCI Express transmit signals
Auxiliary Signals	CLKREQ#	out	Clock request
	PERST#	in	Reset for the Mini Card
	WAKE#	out	Wake signal
	SMB_CLK	in	System management bus clock
	SMB_DATA	in/out	System management bus data
USB	USB_D-	in/out	USB line
	USB_D+	in/out	USB line
Communications - specific signals	LED_WWAN#	out	not connected
	LED_WLAN#	out	not connected
	LED_WPAN#	out	not connected

Please refer to the PCI Express Mini Card Specification for further details. See [Chapter 5.1 Literature and Web Resources on page 53](#).

2.9 Graphics

2.10 LVDS Interfaces

The SC21 provides up to two LVDS interfaces with a 112MHz maximum pixel clock. The default one is a 4-bit LVDS interface and supports a resolution of up to 1366x768 pixels while the optional 8-bit LVDS interface goes up to 1920x1200.

The connector type is the 25-pin right angle DF14 from Hirose RM1.25.

Table 7. Primary LVDS pin assignment



	Pin	Name	Description	Polarity
	1	VDD	Power supply +3.3V nom.	
	2	VDD	Power supply +3.3V nom.	
	3	GND	Ground	
	4	GND	Ground	
	5	LVDS_DATA[3]+	LVDS differential data link 3	Positive
	6	LVDS_DATA[3]-	LVDS differential data link 3	Negative
	7	LVDS_CLK+	LVDS differential clock	Positive
	8	LVDS_CLK-	LVDS differential clock	Negative
	9	LVDS_DATA[2]+	LVDS differential data link 2	Positive
	10	LVDS_DATA[2]-	LVDS differential data link 2	Negative
	11	LVDS_DATA[1]+	LVDS differential data link 1	Positive
	12	LVDS_DATA[1]-	LVDS differential data link 1	Negative
	13	LVDS_DATA[0]+	LVDS differential data link 0	Positive
	14	LVDS_DATA[0]-	LVDS differential data link 0	Negative
	15	GND	Ground	
	16	GND	Ground	
	17	GND	Ground	
	18	GND	Ground	
	19	GND	Ground	
	20	GND	Ground	
	21	GND	Ground	
	22	GND	Ground	
	23	GND	Ground	
	24	GND	Ground	
	25	BL_ON	Backlight on +3.3V	
	MP1	NC	Not connected	
	MP2	NC	Not connected	

Table 8. Secondary LVDS pin assignment

	Pin	Name	Description	Polarity
	1	VDD	Power supply +3.3V nom.	
	2	VDD	Power supply +3.3V nom.	
	3	GND	Ground	
	4	GND	Ground	
	5	LVDS_OPT_DATA[3]+	LVDS differential data link 3	Positive
	6	LVDS_OPT_DATA[3]-	LVDS differential data link 3	Negative
	7	LVDS_OPT_CLK+	LVDS differential clock 1st pixel	Positive
	8	LVDS_OPT_CLK-	LVDS differential clock 1st pixel	Negative
	9	LVDS_OPT_DATA[2]+	LVDS differential data link 2	Positive
	10	LVDS_OPT_DATA[2]-	LVDS differential data link 2	Negative
	11	LVDS_OPT_DATA[1]+	LVDS differential data link 1	Positive
	12	LVDS_OPT_DATA[1]-	LVDS differential data link 1	Negative
	13	LVDS_OPT_DATA[0]+	LVDS differential data link 0	Positive
	14	LVDS_OPT_DATA[0]-	LVDS differential data link 0	Negative
	15	LVDS_OPT_DATA[7]+	LVDS differential data link 7	Positive
	16	LVDS_OPT_DATA[7]-	LVDS differential data link 7	Negative
	17	LVDS_OPT_CLK[2]+	LVDS differential clock 2nd pixel	Positive
	18	LVDS_OPT_CLK[2]-	LVDS differential clock 2nd pixel	Negative
	19	LVDS_OPT_DATA[6]+	LVDS differential data link 6	Positive
	20	LVDS_OPT_DATA[6]-	LVDS differential data link 6	Negative
	21	LVDS_OPT_DATA[5]+	LVDS differential data link 5	Positive
	22	LVDS_OPT_DATA[5]-	LVDS differential data link 5	Negative
	23	LVDS_OPT_DATA[4]+	LVDS differential data link 4	Positive
	24	LVDS_OPT_DATA[4]-	LVDS differential data link 4	Negative
	25	BL_ON	Backlight on +3.3V	
	MP1	NC	Not connected	
	MP2	NC	Not connected	

2.10.1 LVDS Backlight

The SC21 is also equipped with two 10-pin LVDS backlight connectors, one for each LVDS interface.

The connector type is the 10-pin right angle DF13 from Hirose RM1.25.

Table 9. Primary LVDS backlight connector pin assignment



	Pin	Description
	1	+12V Backlight-inverter supply
	2	System GND
	3	Backlight ON 1
	4	Backlight DIM 1
	5	+5V supply (optional for future use)
	6	+5V supply (optional for future use)
	7	+12V Backlight-inverter supply
	8	+12V Backlight-inverter supply
	9	System GND
	10	System GND

Table 10. Secondary LVDS backlight connector pin assignment

	Pin	Description
	1	+12V Backlight-inverter supply
	2	System GND
	3	Backlight ON 2
	4	Backlight DIM 2
	5	+5V supply (optional for future use)
	6	+5V supply (optional for future use)
	7	+12V Backlight-inverter supply
	8	+12V Backlight-inverter supply
	9	System GND
	10	System GND

2.11 Brightness Sensor (optional)

As an option, the SC21 can be equipped with a photo diode as brightness sensor for environmental light using an optical fiber led to, e.g., the unit's display frame. As an alternative, a cabled photo diode can also be used.

2.12 USB Interface


The SC21 provides two USB 2.0 interfaces at the connector board. They are controlled by one EHCI controller for USB 2.0 in the System Controller Hub.

The ports also support USB 1.1.

Connector types:

- 4-pin USB Series A receptacle according to Universal Serial Bus Specification Revision 1.0
- Mating connector:
4-pin USB Series A plug according to Universal Serial Bus Specification Revision 1.0

Table 11. Pin assignment of USB front-panel connectors


	1	+5V
	2	USB_D-
	3	USB_D+
	4	GND

2.13 Ethernet Interface

The SC21 comes with two Fast Ethernet ports with switch functionality. They are available through standard RJ45 connectors.

Both half and full duplex mode are supported. Switching functionality is provided for forwarding of Ethernet frames to subsequent intelligent displays. The SC21 also supports powerless forwarding of Ethernet frames: The unit's onboard switch is bypassed when the Ethernet circuit is not supplied with its intended voltage. Thus, a switched off or defective SC21 unit does not interrupt the Ethernet traffic in a daisy chain configuration.

Table 12. Pin assignment of the 8-pin RJ45 Ethernet 10/100Base-T connectors

	Pin	Name	Description
	1	RX+	Receiver positive input
	2	RX-	Receiver negative input
	3	TX+	Transmitter positive output
	4	-	
	5	-	
	6	TX-	Transmitter negative output
	7	-	
	8	-	

The Ethernet controller has its own EEPROM to store the MAC address etc.



The unique MAC address is set at the factory and should not be changed. Any attempt to change this address may create node or bus contention and thereby render the unit inoperable. The MAC address on the SC21 is:

- LAN0: 0x 00 C0 3A A4 xx xx

where "00 C0 3A" is the MEN vendor code, "A4" is the MEN product code and "xx xx" is the hexadecimal serial number of the SC21's carrier board, e. g. "... 00 2A" for the serial number "000042".


For the unit's serial number please refer to [Chapter 5.2 Finding out the Product's Article Number, Revision and Serial Number on page 54.](#))

2.14 Ethernet and General Status LEDs

The SC21 provides two status LEDs for each Ethernet channel. They signal the link and activity status (different LED behavior can be realized on demand).

The SC21 also provides four status LEDs. The main status LED is red and is connected to the power management controller (PMC). It is switched on when the BIOS starts, switched off when the board is switched off and flashing when the board is in stand-by (S3) status. The other three status LEDs are connected to the system's board management controller (BMC). They are yellow and can be used freely depending on an application's requirements.

During normal operation the red status LED can be switched on and off via the MEN driver for the board controller.

Figure 4. Position of Ethernet and general status LEDs on connector board**Table 13.** Ethernet and general status LEDs (from top to bottom as depicted above)

LED	Description	LED	Description
● ACT 2	Port 2 (right) activity	● PMC	PMC status
● LNK 2	Port 2 (right) link	● BMC 1	BMC status 1
● ACT 1	Port 1 (left) activity	● BMC 2	BMC status 2
● LNK 1	Port 1 (left) link	● BMC 3	BMC status 3

In case of a board failure, the red status LED displays the following error messages:

Table 14. Error codes signaled by board management controller via LED flashes


Number of Flashes	Error	Description
1	XM01BCI_ERR_CTSTRPHC_SHTDWN	Catastrophic shutdown
2	XM01BCI_ERR_INP_TOO_LOW	Input voltage too low
3	XM01BCI_ERR_INP_TOO_HIGH	Input voltage too high
4	XM01BCI_ERR_NO_ATX_PWR_OK	External power supply failure
5	XM01BCI_ERR_NO_PWRGD_5130_1	3.3 V internal voltage failure
6	XM01BCI_ERR_NO_DDRVR_PWRGD	Memory voltage failure
7	XM01BCI_ERR_NO_PWRGD_5130_2	1.5 V or 1.05 V internal voltage failure
8	XM01BCI_ERR_NO_PM_CPU_PWRGD	CPU voltage failure
9	XM01BCI_ERR_BIOS_TIMEOUT_1	First BIOS timeout
10	XM01BCI_ERR_BIOS_TIMEOUT_2	Second BIOS timeout
11	XM01BCI_ERR_BIOS_TIMEOUT_3	Third BIOS timeout
12	XM01BCI_ERR_BIOS_TIMEOUT_4	Fourth BIOS timeout
13	XM01BCI_ERR_CPU_RST_TIMEOUT	CPU_RST timeout
255	CPUBCI_INVALID_MAIN_STATE	Invalid PIC main state

2.15 I²C Interface

The SC21 provides a USB-driven I²C interface on a 5-pin connector at the connector PCB. See [Chapter Figure 1. Map of the board on page 14](#) for the connector's exact position - make sure not to confuse it with the touch interface connector!



Table 15. I²C interface connector pin assignment


	Pin	Name
	1	SMBDATA_EXT
	2	SMBCLK_EXT
	3	SMBALERT_EXT#
	4	AGND_A
	5	Shield

2.16 Touch Interface

The SC21 provides a USB-driven touch interface on a 5-pin connector at the connector PCB. See [Chapter Figure 1. Map of the board on page 14](#) for the connector's exact position - make sure not to confuse it with the I²C interface connector!



Table 16. Touch interface connector pin assignment

	Pin	Name
	1	USB Vcc
	2	USB D-
	3	USB D+
	4	USB GND
	5	Shield

2.16.1 Serial Interface via SA-Adapter (optional)

As an option, the board offers the possibility to provide a serial interface at the connector PCB using a MEN standard SA-Adapter. This way, a serial interfaces can be used which can be flexibly configured as needed, e.g., RS232 or RS422, isolated or not, IBIS or GPS.



See MEN's [website](#) for a list of SA-Adapters which can be used on the SC21.

Please [contact MEN's sales team](#) for information about possible configurations and special board versions.

2.17 Audio (optional)

The SC21 supports an optional high definition audio interface on the connector PCB.

Table 17. Pin assignment of the HD audio interface



	9	AUDIO_IN_R	5	AUDIO_SPDIF
	8	AUDIO_GND	4	AUDIO_IN_L
	7	AUDIO_OUT_R+	3	AUDIO_OUT_R-
	6	AUDIO_OUT_L-	2	AUDIO_GND
			1	AUDIO_OUT_L+

Table 18. Signal mnemonics of the HD audio interface

Signal	Direction	Description
AUDIO_EXT_OUT_L±/R±	out	Line out, left and right, differential signal pairs
AUDIO_EXT_IN_L/R	in	Line in, left and right
AUDIO_EXT_GND	-	Analog ground
AUDIO_EXT_SPDIF	out	S/PDIF output

3 BIOS

3.1 Main Menu



The ">" character in front of a menu item means that a sub-menu is available. An "x" in front of a menu item means that there is a configuration option which needs to be activated through a higher configuration option before being accessible.

3.2 Standard CMOS Features

Phoenix - AwardBIOS CMOS Setup Utility		
Standard CMOS Features		
Date (mm:dd:yy)	Mon, Jan 23 2008	Item Help
Time (hh:mm:ss)	10 : 57 : 22	-----
		Menu Level >
> IDE Channel 0 Master	[None]	
> IDE Channel 0 Slave	[None]	
Base Memory	640K	
Extended Memory	2086912K	
Total Memory	2087936K	
F5: Previous Values F6: BIOS Default Values F7: Last Saved Values		

Date (mm:dd:yy)

Description Change the day, month, year and century.

Options

<i>mm</i>	Month
<i>dd</i>	Day
<i>yy</i>	Year

Time (hh:mm:ss)

Description Change the internal clock.

Options

<i>hh</i>	Hours
<i>mm</i>	Minutes
<i>ss</i>	Seconds

IDE Channel 0/1 Master/Slave — Sub-menu

IDE HDD Auto-Detection	[Press Enter]	
IDE Channel 0 Master	[Auto]	
Access Mode	[Auto]	
Capacity	0 MB	
Cylinder	0	
Head	0	
Precomp	0	
Landing Zone	0	
Sector	0	
IDE HDD Auto-Detection		
Description	Auto-detects the HDD's size, head etc. on this channel.	
Options	None	
IDE Channel 0/1 Master/Slave		
Options	None	Manual
	Auto	
Access Mode		
Options	CHS	Large
	LBA	Auto
Capacity / Cylinder / Head / Precomp / Landing Zone / Sector		
Options	None	

Base Memory / Extended Memory / Total Memory

Description	You cannot change any values in the Memory fields. They are only for information.
--------------------	-----------------------------------------------------------------------------------

3.3 Advanced BIOS Features

Phoenix - AwardBIOS CMOS Setup Utility		
Advanced BIOS Features		
> CPU Feature	[Press Enter]	Item Help
> Hard Disk Boot Priority	[Press Enter]	-----
CPU L1 & L2 Cache	[Enabled]	Menu Level >
Hyper-Threading Technology	[Enabled]	
Quick Power On Self Test	[Enabled]	
First Boot Device	[Hard Disk]	
Second Boot Device	[ZIP100]	
Third Boot Device	[LS120]	
Boot Other Device	[Enabled]	
LAN-Boot ROM	[Disabled]	
Boot Up NumLock Status	[On]	
Security Option	[Setup]	
x APIC Mode	[Enabled]	
MPS Version Control For OS	[1.4]	
OS Select For DRAM > 64MB	[Non-OS2]	
HDD S.M.A.R.T Capability	[Disabled]	
Full Screen LOGO Show	[Disabled]	
Summary Screen Show	[Disabled]	
=====		
F5: Previous Values	F6: BIOS Default Values	F7: Last Saved Values

CPU Feature — Sub-menu

Thermal Management	[Thermal Monitor 2]	
Limit CPUID MaxVal	[Disabled]	
C1E Function	[Disabled]	
CPU C State Capability	[Disabled]	
On-Demand TCC	[Disabled]	
Execute Disable Bit	[Enabled]	
Virtualization Technology	[Enabled]	

Thermal Management

Description	Shows the active thermal management.	
Options	<i>Thermal Monitor 1</i>	On die throttling
	<i>Thermal Monitor 2</i>	Ratio & VID transition
	<i>TM1 + TM2 enabled</i>	
	<i>Disabled</i>	

Limit CPUID MaxVal

Description	Set Limit CPUID MaxVal to 3, should be disabled for WinXP	
Options	<i>Disabled</i>	<i>Enabled</i>

C1E Function

Description	Enables the Enhanced Halt State for power saving	
Options	<i>Disabled</i>	<i>Auto</i>

CPU C State Capability

Description User can select the lowest C state supported according to CPU and MB

Options *Disabled* *C2*
 C4 *C6*

On-Demand TCC

Description When enabled, it indicates the clock on to clock off interval ratio.

Options *Disable* *50.0%*
 12.5% *62.5%*
 25.0% *75.0%*
 37.5% *87.5%*

Execute Disable Bit

Description When disabled, forces the XD feature flag to always return 0.

Options *Enabled* *Disabled*

Virtualization Technology

Description When enabled, a VMM can utilize the additional hardware capabilities provided by Vanderpool Technology. (Not available for SC21 versions with the Atom Z510P/PT processor.)

Options *Enabled* *Disabled*

Hard Disk Boot Priority — Sub-menu

1. USB-HDD0 : Intel Value SSD
2. USB-HDD1 : Intel Value SSD
3. USB-HDD2 : SanDisk Cruzer Micro
2. Bootable Add-in-Cards

Boot priority [Dynamic]

Description Selects the boot device priority of any hard disk recognized.

Options *Dynamic* New detected devices are added to the end of the boot-list.

Manual The chosen setting is saved as long as the HDD configuration of the system is not changed. (This setting is advantageous if there is no battery in the system).

Fixed The BIOS scans the IDE controller and always fixes the boot sequence:

1. HDD from 1st controller
2. HDD from 2nd controller
3. USB-HDD devices

CPU L1 & L2 Cache

Description	Allows to enable or disable the processor cache memory. You should disable cache only if absolutely necessary, e.g. for testing purposes, since this slows down the system considerably.	
Options	<i>Enabled</i>	<i>Disabled</i>

Hyper-Threading Technology

Description	Enabled for Windows XP and Linux 2.4.x (OS optimized for Hyper Threading Technology) and Disable for other OS (OS not optimized for Hyper Threading Technology). (Not available for SC21 versions with the Atom Z510P/PT processor.)	
Options	<i>Enabled</i>	<i>Disabled</i>

Quick Power On Self Test

Description	Allows the system to skip certain tests while booting. This will decrease the time needed to boot the system.	
Options	<i>Enabled</i>	<i>Disabled</i>

First Boot Device / Second Boot Device / Third Boot Device

Description	Selects your boot device priority.		
Options	<i>LS120</i>	<i>ZIP100</i>	<i>USB-CDROM</i>
	<i>Hard Disk</i>	<i>USB-FDD</i>	<i>Legacy LAN</i>
	<i>CDROM</i>	<i>USB-ZIP</i>	<i>Disabled</i>

Boot Other Device

Description	Selects your boot device priority.	
Options	<i>Enabled</i>	<i>Disabled</i>

LAN-Boot ROM

Description	<p><i>1x</i>: The option ROM for PXE¹ LAN boot is called once, then the boot procedure continues with the normal boot order.</p> <p><i>Endless</i>: The option ROM for PXE LAN boot is called until it is successful, i.e. until an operating system is booted over LAN</p> <p>(This function is available as of BIOS version 1.11; the special BIOS version with RAID support does not support network boot.)</p>	
Options	<i>Disabled</i>	<i>Endless</i>
	<i>1x</i>	

¹ Preboot Execution Environment. PXE provides a way for a system to initiate a network connection to various servers prior to loading an OS. This network connection supports a number of standard IP protocols such as DHCP and TFTP, and can be used for purposes such as software installation and system inventory maintenance.

Boot Up NumLock Status

Description	Selects power on state for NumLock.	
Options	<i>Off</i>	<i>On</i>

Security Option

Description	Selects whether the password is required every time the system boots or only when you enter setup.	
Options	<i>Setup</i>	<i>System</i>

APIC Mode

Description	APIC mode extends the number of available IRQs (up to 23 IRQs) for operating systems which can use this (Windows XP/2000).	
Options	<i>Enabled</i>	

MPS Version Control For OS

Description	Selects the multiprocessor specification (MPS) revision.	
Options	<i>1.4</i>	<i>1.1</i>

OS Select For DRAM > 64MB

Description	Select OS2 only if you are running an OS/2 operating system with greater than 64MB of RAM on the system.	
Options	<i>Non-OS2</i>	<i>OS2</i>

HDD S.M.A.R.T Capability

Description	<p>Enables the hard disk drive S.M.A.R.T capability. The Self Monitoring Analysis And Reporting technology monitors the hard disk's condition and allows early prediction and warning of the hard disk failing.</p> <p>In order to use S.M.A.R.T you have to enable it and keep the S.M.A.R.T.-aware hardware monitoring utility running in the background all the time.</p>	
Options	<i>Disabled</i>	<i>Enabled</i>

Full Screen LOGO Show

Description	Reserved to select between boot logos.	
Options	<i>Disabled</i>	

Summary Screen Show

Description	Show summary screen	
Options	<i>Enabled</i>	<i>Disabled</i>

3.4 Advanced Chipset Features



You should make changes in this menu only if you have thorough knowledge of your system! Setting wrong values in this section may cause the system to malfunction!

Phoenix - AwardBIOS CMOS Setup Utility Advanced Chipset Features		
DRAM Timing Selectable	[By SPD]	Item Help
System BIOS Cacheable	[Enabled]	-----
Video BIOS Cacheable	[Disabled]	Menu Level >>
** VGA Setting **		
On-Chip Frame Buffer Size	[8MB]	
Boot Type	[LVDS]	
LCD Panel Type	[1024x768 generic]	
Panel Scaling	[Auto]	
BIA Control	[VBIOS Default]	
TV Feature	Press Enter	
F5: Previous Values	F6: BIOS Default Values	F7: Last Saved Values

DRAM Timing Selectable

Description	Sets the method by which the DRAM timing is selected. If <i>By SPD</i> is selected, the values for the following five items are configured from the contents of the SPD (Serial Presence Detect) device.
Options	<i>By SPD</i>

System BIOS Cacheable

Description	Selecting <i>Enabled</i> allows caching of the system BIOS ROM at 0xF0000 to 0xFFFFF, resulting in better system performance.
Options	<i>Enabled</i> <i>Disabled</i>

Video BIOS Cacheable

Description	Selecting <i>Enabled</i> allows caching of the video BIOS ROM at 0xC0000 to 0xCFFF, resulting in better video performance.
Options	<i>Enabled</i> <i>Disabled</i>

VGA — On-Chip Frame Buffer Size

Description	Controls the pre-allocated memory for frame buffer
Options	<i>1MB</i> <i>8MB</i> <i>4 MB</i>

VGA — Boot Type

Description	Selects the video device that will be activated during POST	
Options	<i>VBIOS Default</i>	<i>SDVO</i>
	<i>LVDS</i>	

VGA — LCD Panel Type

Description	Selects the LCD panel used by the internal graphics device by selecting the appropriate setup item. Some panels are not numbered due to size constraints	
Options	<i>640x480 generic</i>	<i>1024x600 TMD 5.61"</i>
	<i>800x600 generic</i>	<i>1024x600 Samsung 4.8"</i>
	<i>1024x768 generic</i>	<i>1024x768 Samsung 15"</i>
	<i>640x480 NEC 8.4 "</i>	<i>1024x768 Sharp 7.2"</i>
	<i>800x480 NEC 9"</i>	<i>1280x800 Samsung 15.4</i>

VGA — Panel Scaling

Description	Controls the type of panel scaling
Options	<i>Auto</i>

VGA — BIA Control

Description	Selects BIA control and aggressiveness level through this setup item
Options	<i>VBIOS Default</i>

3.5 Integrated Peripherals

Phoenix - AwardBIOS CMOS Setup Utility		
Integrated Peripherals		
> On-Chip IDE Device	[Press Enter]	Item Help
> Onboard Device	[Press Enter]	-----
> PCI Express Root Port Func	[Press Enter]	Menu Level >
> USB Device Setting	[Press Enter]	
F5: Previous Values F6: BIOS Default Values F7: Last Saved Values		

On-Chip IDE Device — Sub-menu

IDE HDD Block Mode	[Enabled]
On-Chip Primary PCI IDE	[Enabled]
IDE Primary Master PIO	[Auto]
IDE Primary Slave PIO	[Auto]
IDE Primary Master UDMA	[Auto]
IDE Primary Slave UDMA	[Auto]
Delay for HDD (Secs)	[0]
IDE HDD Block Mode	
Description	If your IDE hard drive supports block mode, select <i>Enabled</i> for automatic detection of the optimal number of block read/writes per sector the drive can support.
Options	<i>Enabled</i> <i>Disabled</i>
On-Chip Primary PCI IDE	
Description	The integrated peripheral controller contains an IDE interface with support for two IDE channels. Select <i>Enabled</i> to activate each channel.
Options	<i>Enabled</i> <i>Disabled</i>
IDE Primary Master/Slave PIO	
Description	These fields allow your system hard disk controller to work faster. Rather than have the BIOS issue a series of commands that transfer to or from the disk drive, PIO (Programmed Input/Output) allows the BIOS to communicate with the controller and CPU directly. The system supports five modes, numbered from 0 to 4, which primarily differ in timing. When <i>Auto</i> is selected, the BIOS will select the best available mode.
Options	<i>Auto</i> <i>Mode 1</i> <i>Mode 3</i> <i>Mode 0</i> <i>Mode 2</i> <i>Mode 4</i>

IDE Primary Master/Slave UDMA

Description These fields allow your system to improve disk I/O throughput to up to 100MB/s with the Ultra DMA/100 feature.

Options *Auto* *Disabled* *UDMA33*
UDMA66 *UDMA100*

Delay for HDD

Description This feature allows users to set a higher delay for HDD detection

Options *0-15 seconds*

Onboard Device — Sub-menu

Intel HD Audio Controller [Auto]
 USB Client Controller [Enabled]
 Watchdog [Disabled]
 Onboard LAN 1 Controller [Enabled]

Intel HD Audio Controller

Description Enables/disables the audio controller.

Options *Auto* *Disabled*

USB Client Controller

Description Enables/disables the USB client controller.

Options *Enabled* *Disabled*

Watchdog

Description If the watchdog is active the system will be rebooted after the configured time when no application triggers the watchdog

Options *Disabled* *1 min* *2 min*
5 min *10 min* *15 min*
20 min *30 min*

Onboard LAN 1 Controller

Description Enables/disables the onboard LAN controller by setting this item to the desired value.

Options *Enabled* *Disabled*

PCI Express Root Port Func — Sub-menu

PCI Express Port 1 [Auto]
 PCI Express Port 2 [Auto]

PCI Express Port 1/2

Description Controls the activity of the PCI Express ports.

Options *Enabled* *Disabled*
Auto

USB Device Setting — Sub-menu

```

USB 1.0 Controller      [Enabled]
USB 2.0 Controller      [Enabled]
USB Operation Mode      [High Speed]
USB Keyboard Function    [Enabled]
USB Storage Function     [Enabled]

```

USB Mass Storage Device Boot Setting

```

Intel Value SSD 2.00    [Auto Mode]
Intel Value SSD 2.00    [Auto Mode]
SanDisk Cruzer Micro 0.1 [Auto Mode]

```

USB 1.0 Controller

Description Enables/disables the Universal Host Controller interface for USB.

Options *Enabled* *Disabled*

USB 2.0 Controller

Description Enables/disables the Enhanced Host Controller interface for USB.

Options *Enabled* *Disabled*

USB Operation Mode

Description Auto-selects USB device operation mode

Options	<i>High Speed</i>	If the USB device is a high speed device, it operates in high-speed mode. If the USB device is a full/low-speed device, it operates in full/low speed mode
	<i>Full/Low Speed</i>	All USB devices operate on full/low speed mode.

USB Keyboard Function

Description Enables/disables the USB Keyboard Function.

Options *Enabled*

USB Storage Function

Description Enables/disables the legacy support of USB Mass Storage

Options *Enabled* *Disabled*

Intel Value SSD 2.00/SanDisk Cruzer Micro 0.1

Description Selects the boot up type for the USB SSD

Options	<i>Auto mode</i>	According to contents of USB mass storage device
	<i>FDD mode</i>	USB mass storage device boots up as floppy disk
	<i>HDD mode</i>	USB mass storage device boots up as hard disk

3.6 Power Management Setup

Phoenix - AwardBIOS CMOS Setup Utility			
Power Management Setup			
Power-Supply Type	[AT]	Item Help	
ACPI Function	[Enabled]	-----	
ACPI Suspend Type	[S3(STR)]	Menu Level >	
Soft-Off by PWR-BTTN	[Instant-Off]		
PWRON After PWR-Fail	[On]		
ATX_PWRGD Failure Mode	[Check at Startup]		
> HPET Feature	[Press Enter]		
> Intel DTS Feature	[Press Enter]		
=====			
F5: Previous Values	F6: BIOS Default Values	F7: Last Saved Values	

Power-Supply Type

Description	Selects the type of power supply.		
Options	<i>AT</i>	<i>ATX</i>	

ACPI Function

Description	Enables/disables support of ACPI (Advance Configuration and Power Interface).		
Options	<i>Enabled</i>		

ACPI Suspend Type

Description	Selects the ACPI state used for System Suspend.		
Options	<i>S3(STR)</i>	Activates "Suspend To RAM" function.	

Soft-Off by PWR-BTTN

Description	This field defines the power-off mode when using an ATX power supply. The <i>Instant-Off</i> mode allows powering off immediately upon pressing the power button. In the <i>Delay 4 Sec.</i> mode, the system powers off when the power button is pressed for more than four seconds or enters the suspend mode when pressed for less than 4 seconds.		
Options	<i>Instant-Off</i>	<i>Delay 4 Sec.</i>	

PWRON After PWR-Fail

Description	Sets the system power status when power returns to the system from a power failure situation.		
Options	<i>Former-Sts</i>	<i>On</i>	<i>Off</i>

ATX_PWRGD Failure Mode

Description	Determines the system behaviour in case of a failure at the ATX power good signal.		
Options	<i>Check at start up</i>	<i>Check always</i>	

HPET Feature — Sub-menu

HPET Support		[Enabled]
HPET Support		
Description	Enables/disables the high-precision event timer in the chipset.	
Options	<i>Enabled</i>	<i>Disabled</i>

Intel DTS Feature — Sub-menu

Intel DTS Function	[Enabled]		
x DTS Active temperature	55°C		
x Passive Cooling Trip Point	95°C		
x Passive TC1 Value	2		
x Passive TC2 Value	0		
x Passive TSP Value	10		
Critical Trip Point	POR		

Intel DTS Function			
Description	Enables/disables Intel DTS Function.		
Options	Enabled	Disabled	
DTS Active temperature/Passive Cooling Trip Point/Passive TC1 Value/Passive TC2 Value/Passive TSP Value			
Description	These values are read-only values as monitored by the system when the Intel DTS Feature is enabled.		
Options	None		
Critical Trip Point			
Description	This value controls the temperature of the ACPI Critical Trip Point; i.e. the point at which the operating system will shut down the system.		
Options	POR (POR = 100°C)	15°C	23°C
	31°C	39°C	47°C
	55°C	63°C	71°C
	79°C	87°C	95°C
	103°C	111°C	119°C
	127°C		

3.7 PNP/PCI Configurations

Phoenix - AwardBIOS CMOS Setup Utility			
PnP/PCI Configurations			
Init Display First	[Onboard]	Item Help	
Reset Configuration Data	[Disabled]	-----	
		Menu Level >	
Resources Controlled By	[Auto(ESCD)]		
x IRQ Resources	[Press Enter]		
PCI/VGA Palette Snoop	[Disabled]		
PCI Latency Timer(CLK)	[32]		
** PCI Express relative items **			
Maximum Payload Size	[128]		
=====			
F5: Previous Values	F6: BIOS Default Values	F7: Last Saved Values	

Init Display First

Description Selects which graphics controller the system initializes when the system boots.

Options *PCI Slot* *Onboard*

Reset Configuration Data

Description Select *Enabled* to reset Extended System Configuration Data (ESCD) when you exit Setup if you have installed a new add-on and the system reconfiguration has caused such a serious conflict that the OS cannot boot. *Disabled* is the default.

Options *Enabled* *Disabled*

Resources Controlled By

Description BIOS can automatically configure all the boot and Plug&Play compatible devices. If you choose *Auto*, you cannot select IRQ, DMA and memory base address fields, since BIOS automatically assigns them.

Options *Auto(ESCD)* *Manual*

IRQ Resources

Description When resources are controlled manually, you must assign each system interrupt a type depending on the type of device using the interrupt, i.e. either a PCI/ISA Plug&Play device (default) or a Legacy ISA device.

PCI/VGA Palette Snoop

Description	Some non-standard VGA display cards may not show colors properly. This field allows you to set whether or not MPEG ISA/VESA VGA cards can work with PCI/VGA. When this field is enabled, a PCI/VGA can work with an MPEG ISA/VESA VGA card. When this field is disabled, a PCI/VGA cannot work with an MPEG ISA/VESA card.	
Options	<i>Enabled</i>	<i>Disabled</i>

PCI Latency Timer (CLK)

Description	<p>This BIOS feature controls how long a PCI device can hold the PCI bus before another takes over. The longer the latency, the longer the PCI device can retain control of the bus before handing it over to another PCI device.</p> <p>Normally, the PCI Latency Timer is set to 32 cycles. This means the active PCI device has to complete its transactions within 32 clock cycles or hand it over to the next PCI device.</p> <p>For better PCI performance, a longer latency should be used, but a long latency can also reduce performance as the other PCI devices queuing up may be stalled for too long. The optimum latency time depends on your system configuration.</p>	
Options	Decimal value between 0 and 255	

Maximum Payload Size

Description	Sets the maximum TLP payload size for the PCI Express devices. The unit is byte.	
Options	128	

3.8 PC Health Status

Phoenix - AwardBIOS CMOS Setup Utility		
PC Health Status		
Current System Temp	41°C	Item Help
Current CPU1 Temperature	38°C	-----
		Menu Level >
F5: Previous Values	F6: BIOS Default Values	F7: Last Saved Values

Current System Temp/Current CPU1 Temperature

Description These values are read-only values as monitored by the system.

3.9 Frequency/Voltage Control

Phoenix - AwardBIOS CMOS Setup Utility		
Frequency/Voltage Control		
Spread Spectrum	[Enabled]	Item Help
XPD Clock	[Disabled]	-----
		Menu Level >
F5: Previous Values	F6: BIOS Default Values	F7: Last Saved Values

Spread Spectrum

Description Sets the value of the spread spectrum. If enabled, this setting improves CE behavior.

Options *Disabled* *Enabled*

XPD Clock

Description Enables the clock for the debug connector

Options *Disabled* *Enabled*

3.10 Load Fail-Safe Defaults

If this option is selected, a verified factory setup is loaded.

On the first BIOS setup configuration, this loads safe values for setup, which make the board boot up. This state is achieved again when the board is reprogrammed with the necessary parameters using the related Flash program.

3.11 Load Optimized Defaults

At the moment this option has the same effect as described for Load Fail-Safe Defaults.

If required, this option can be used to load optimized values, e.g. for the board to boot faster. These values have to be defined in the BIOS binary by the BIOS manufacturer. A special BIOS version is needed for this.

3.12 Set Password

This lets you set a password. Please note that this often leads to problems, since passwords are easily forgotten.

3.13 Save & Exit Setup

This option saves the settings made and exits setup.

3.14 Exit without Saving

This exits setup without saving any settings.

4 Organization of the Board

4.1 Memory Mappings

4.1.1 Processor View of the Memory Map

The memory map is allocated dynamically and may vary depending on the system configuration.

Table 19. Memory map – processor view

Address Range	Function
0xFDF00000..0xFDF7FFFF	Video controller (VGA-compatible)
0xD8000000..0xDFFFFFFF	Video controller (VGA-compatible)
0xFDFC0000..0xFDFDFFFF	Video controller (VGA-compatible)
0xFDFFF000..0xFDFFFFFF	USB (Universal Serial Bus)-Controller
0xFDFF8000..0xFDFFBFFF	Microsoft UAA bus driver for High Definition Audio
0xFDB00000..0xFDBFFFFF	PCI standard-PCI-to-PCI-bridge
0xFDE00000..0xFDEFFFFF	PCI standard-PCI-to-PCI-bridge
0xFDBC0000..0xFDBDFFFF	Intel(R) 82574L Gigabit Network Connection #3
0xFDBFC000..0xFDBFFFFF	Intel(R) 82574L Gigabit Network Connection #3
0xFDD00000..0xFDDFFFFF	PCI standard-PCI-to-PCI-bridge
0xFDC00000..0xFDCFFFFF	PCI standard-PCI-to-PCI-bridge
0xFDFFE000..0xFDFFE3FF	Standard extended PCI-to-USB universal host controller
0xFED00000..0xFED003FF	High precision event timer
0xFED00000..0xFED003FF	System board
0xFFB80000..0xFFBFFFFF	Intel(R) 82802 firmware hub
0xE0000000..0xFFFFFFFF	Motherboard resources
0x0000..0x9FFFF	System board
0xFEC00000..0xFEC00FFF	System board
0xFED13000..0xFED1DFFF	System board
0xFED20000..0xFED8FFFF	System board
0xFEE00000..0xFEE00FFF	System board
0xFFB00000..0xFFB7FFFF	System board
0xFFF00000..0xFFFFFFFF	System board
0xA0000..0xBFFFF	PCI bus
0xA0000..0xBFFFF	VGASave
0xC0000..0xDFFFF	PCI bus
0xE0000..0xEFFFF	PCI bus
0xE0000..0xEFFFF	System board

Address Range	Function
0xF0000..0xFFFFF	PCI bus
0xF0000..0xFFFFF	System board
0x100000..0x1F5DFFFF	System board
0x1F5E0000..0x1F5FFFFFFF	System board
0x1F600000..0x1F6FFFFFFF	System board
0x1F700000..0xFEBFFFFFFF	PCI bus

4.1.2 I/O Memory Map

Table 20. Memory map - I/O

Address Range	Function
0x00000000..0x00000CF7	PCI bus
0x00000000..0x00000CF7	DMA controller
0x00000010..0x0000001F	Motherboard resources
0x00000020..0x00000021	Programmable interrupt controller
0x00000022..0x0000003F	Motherboard resources
0x00000040..0x00000043	System timer
0x00000044..0x0000005F	Motherboard resources
0x00000061..0x00000061	Standard speaker sound
0x00000062..0x00000063	Motherboard resources
0x00000065..0x0000006F	Motherboard resources
0x00000070..0x00000073	System CMOS/real time clock
0x00000074..0x0000007F	Motherboard resources
0x00000080..0x00000090	DMA controller
0x00000091..0x00000093	Motherboard resources
0x00000094..0x0000009F	DMA controller
0x000000A0..0x000000A1	Programmable interrupt controller
0x000000A2..0x000000BF	Motherboard resources
0x000000C0..0x000000DF	DMA controller
0x000000E0..0x000000EF	Motherboard resources
0x000000F0..0x000000FF	Numerical coprocessor
0x00000170..0x00000177	Secondary IDE channel
0x000001CE..0x000001CF	VgaSave
0x000001F0..0x000001F7	Primary IDE channel
0x00000274..0x00000277	ISAPnP data read port
0x00000279..0x00000279	ISAPnP data read port
0x000002E8..0x000002EF	VgaSave
0x00000376..0x00000376	Secondary IDE channel

Address Range	Function
0x000003B0..0x000003BB	VgaSave
0x000003C0..0x000003DF	VgaSave
0x000003F6..0x000003F6	Primary IDE channel
0x000004D0..0x000004D1	Motherboard resources
0x00000880..0x0000088F	Motherboard resources
0x00000900..0x000009BF	Motherboard resources
0x00000A79..0x00000A79	ISAPnP data read port
0x00000D00..0x0000FFFF	PCI bus
0x0000D000..0x0000DFFF	PCI standard-PCI-to-PCI-bridge
0x0000E000..0x0000EFFF	PCI standard-PCI-to-PCI-bridge
0x0000EF00..0x0000EF1F	Intel(R) 82574L Gigabit Network Connection #3
0x0000FB00..0x0000FB0F	Standard dual channel PCI-IDE controller
0x0000FC00..0x0000FC1F	Standard PCI-to-USB universal host controller
0x0000FD00..0x0000FD1F	Standard PCI-to-USB universal host controller
0x0000FE00..0x0000FE1F	Standard PCI-to-USB universal host controller
0x0000FF00..0x0000FF07	Video controller (VGA-compatible)

4.2 PCI Devices

Table 21. PCI Devices

Bus	Device Number	Device Function	Vendor ID	Device ID	Function
0	0x00	0x0	0x8086	0x8100	Host bridge
0	0x02	0x0	0x8086	0x8108	Display Controller
0	0x1A	0x00	0x8086	0x8118	USB Client Controller
0	0x1B	0x00	0x8086	0x811B	HD Audio Controller
0	0x1C	0x00	0x8086	0x8110	PCI Express Root Port 1
0	0x1C	0x01	0x8086	0x8110	PCI Express Root Port 2
0	0x1D	0x00	0x8086	0x8114	USB UHCI Controller 1
0	0x1D	0x01	0x8086	0x8115	USB UHCI Controller 2
0	0x1D	0x02	0x8086	0x8116	USB UHCI Controller 3
0	0x1D	0x07	0x8086	0x8117	USB EHCI Controller
0	0x1F	0x00	0x8086	0x8119	LPC Controller
0	0x1F	0x01	0x8086	0x811A	IDE Controller
1	0x00	0x00	0x8086	0x10D3	Onboard Ethernet Controller (on board versions with one PCI Express link on the ESM Express connector)

4.3 SMBus Devices

Table 22. SMBus devices

Address	Function
0xD2 / 0xD3	Clock generator
0xA0	SPD data for system memory
0x60	Protected register
0x98	Thermal sensor
0x6E	Protected register
0x9A	Board management controller
0xAE	Carrier board

4.4 Interrupt Mapping

Table 23. Interrupts

Interrupt	Function
IRQ 0	High precision event timer
IRQ 8	High precision event timer
IRQ 9	Microsoft ACPI-conformal system
IRQ 11	Video controller (VGA-compatible)
IRQ 11	USB (Universal Serial Bus) controller
IRQ 13	Numerical coprocessor
IRQ 14	Primary IDE channel
IRQ 16	Microsoft UAA bus driver for High Definition Audio
IRQ 16	PCI standard-PCI-to-PCI-bridge
IRQ 16	Intel(R) 82574L Gigabit Network Connection #3
IRQ 16	Standard PCI-to-USB universal host controller
IRQ 17	PCI standard-PCI-to-PCI-bridge
IRQ 17	Standard PCI-to-USB universal host controller
IRQ 18	Standard PCI-to-USB universal host controller
IRQ 19	Standard extended PCI-to-USB universal host controller

5 Appendix



5.1 Literature and Web Resources

- SC21 data sheet with up-to-date information and documentation:
www.men.de

5.1.1 CPU

- Intel Processors
www.intel.com

5.1.2 SATA

- Serial ATA International Organization (SATA-IO)
www.serialata.org

5.1.3 USB

- USB:
Universal Serial Bus Specification Revision 1.0; 1996; Compaq, Digital Equipment Corporation, IBM PC Company, Intel, Microsoft, NEC, Northern Telecom
www.usb.org

5.1.4 Ethernet

- ANSI/IEEE 802.3-1996, Information Technology - Telecommunications and Information Exchange between Systems - Local and Metropolitan Area Networks - Specific Requirements - Part 3: Carrier Sense Multiple Access with Collision Detection (CSMA/CD) Access Method and Physical Layer Specifications; 1996; IEEE
www.ieee.org
- Charles Spurgeon's Ethernet Web Site
Extensive information about Ethernet (IEEE 802.3) local area network (LAN) technology.
www.ethermanage.com/ethernet/
- InterOperability Laboratory, University of New Hampshire
This page covers general Ethernet technology.
www.iol.unh.edu/services/testing/ethernet/training/

5.1.5 HD Audio

- Intel High Definition Audio:
www.intel.com/design/chipsets/hdaudio.htm

5.1.6 PCI Express

- PCI Express Base Specification, Revision 1.0
April 29, 2002
PCI Special Interest Group
www.pcisig.com

5.1.7 PCI Express Mini Card

- PCI Express Mini Card Electromechanical Specification
Revision 1.2; October 26, 2007
PCI Special Interest Group
www.pcisig.com

5.2 Finding out the Product's Article Number, Revision and Serial Number


MEN user documentation may describe several different models and/or design revisions of the SC21. You can find information on the article number, the design revision and the serial number on two labels attached to the board.

- **Article number:** Gives the product's family and model. This is also MEN's ordering number. To be complete it must have 9 characters.
- **Revision number:** Gives the design revision of the product.
- **Serial number:** Unique identification assigned during production.

If you need support, you should communicate these numbers to MEN.

Figure 5. Labels giving the product's article number, revision and serial number

Complete article number



Revision number



Serial number