EE 254 Notes on Quartus and ModelSim

These notes illustrate how to use Quartus 12.1 to create a simple project in Verilog, simulate it in ModelSim, and load it onto the DeoNano board.

The professional version of Quartus II 12.1 and Nios II 12.1 are available on the lab computers. At this time we have only the free version of ModelSim. You can get web versions of all of the software from Altera for use on your own computer. We will not be using Nios II in this class. Here are the links.

https://www.altera.com/download/software/quartus-ii-we For web edition of Quartus II https://www.altera.com/download/software/modelsim-starter/12.1 For ModelSim Starter edition v10.0c Software Download for Quartus II v12.1

If you have a slow internet connection, you can get a dvd from the instructor that has the needed files on it.

This example creates a Verilog file which describes an *AND* gate. We will load the compiled file to the DeoNano board where the inputs to the *AND* gate will be the two push button switches and the output will be one of the onboard LEDs. To complete this example you will need: Quartus 12.1, ModelSim, the DeoNano board, and the USB programming cable for the board.

Quartus II

Begin by opening Quartus II. Close the opening Quartus II flash screen and click on File \rightarrow New Project Wizard. Click on Next on the intro screen. On page 1 of the wizard, use the browse button to find a new location for your project. If necessary create a new folder. It is always best to keep each project in its own folder. Name your project *Example1*. On my computer the final screen looks like Figure 1.

New Project Wizard	×
Directory, Name, Top-Level Entity [page 1 of 5]	
What is the working directory for this project?	
C:/Courses/EE254/2013/QuartusSoftware/Example1	
What is the name of this project?	
Example1	
What is the name of the top-level design entity for this project? This name is case sensitive and must exactly match the entity name in the design file.	
Example1	
Use Existing Project Settings	
Zae Examp Project Settings	
< Back Hext > Einish Cancel Hel	p

Figure 1

Page 1 of the project wizard.

Quartus II keeps track of projects by the name of the top level design entity. This should generally be the same as the project name and it will need to be the name of the first Verilog module. In this case it is *Example1*.

Click on Next. We can skip page 2 so click on Next again. On page 3 we need to select the device we are using. The DeoNano board uses the Cyclone IV E family and the device is the EP4CE22F17C6. Verify that you have the right device with a 1.2 volt core voltage. See Figure 2.

Device family	and device you want i	o target for	Compliation.	Available	dovicos! list			
Camibu Quela	no D/ C		-		devices list			
Eamily: Cyclone IV E Devjces: All Tarnet device		Packag	e: Any	Any			•	
		Pin gou	nt: Any	Any		•		
			Sp <u>e</u> ed	grade: Any	Any		-	
Target device								
arget device	a colocited by the Fitter		Name f	ilter:				
<u>Auto device</u> <u>Auto device</u> <u>Specific de</u>	e selected by the Fitter	ble devices	Name f	ilter:	d devices	HardConv.com	natible only	2
<u>Auto device</u> <u>Auto device</u> <u>Specific de</u> <u>O</u> ther: n/s	e selected by the Fitter vice selected in 'Availa	ble devices	Name f	ilter: w advance	d devices	HardCopy com	patible only é	2
Auto device Auto device Specific de Other: n/i	e selected by the Fitter vice selected in 'Availa ::	ble devices	list Sho	ilter:	d devices	HardCopy com	patible only é	ala
Auto device Auto device Specific de Other: n/i wailable devices Name EP4CE22E17A7	e selected by the Fitter vice selected in 'Availa : : Core Voltage 1.2V	ble devices	Vist Sho	ilter: w advance	d devices	HardCopy com	patible only é	ele
Auro device Auto device Specific de Other: n/i vailable devices Name EP4CE22F17A7 EP4CE22F17C6	e selected by the Fitter vice selected in 'Availa s: Core Voltage 1.2V 1.2V	ble devices LEs 22320 22320	Vame f	ilter: w advanced Mem 608256 608256	d devices	HardCopy com Embedded m 132	patible only á	ele
Auto device Auto device Specific de Other: n/: vailable device: Name EP4CE22F17A7 EP4CE22F17A7 EP4CE22F17C6 EP4CE22F17C7	e selected by the Fitter wice selected in 'Availa s :: 1.2V 1.2V 1.2V 1.2V	ble devices LEs 22320 22320 22320	Vist Vist Vist Vist Vist Vist Vist Vist	Mem 608256 608256 608256	d devices	Embedded m 132 132	patible only d	ele
Auto device Auto device Specific de Other: n/i vailable devices Name P4CE22F17A7 P4CE22F17C7	e selected by the Fitter wice selected in 'Availa a :: 1.2V 1.2V 1.2V	ble devices LEs 22320 22320 22320 III	Vist Viser I/Os 154 154	Mem 608256 608256	d devices	Embedded m 132 132	patible only á	ele
Auto device Auto device Specific de Qther: n/i wailable devices Name EP4CE22F17A7 EP4CE22F17C6 EP4CE22F17C7 Companion devices	e selected by the Fitter vice selected in 'Availa : : Core Voltage 1.2V 1.2V 1.2V	LEs 22320 22320 22320	Vist Viser I/Os 154 154	Mem 608256 608256	d devices	HardCopy com Embedded n 132 132 132	patible only á	ele
Auto device Auto device Specific de Qther: n/i wallable devices Name EP4CE22F17A7 EP4CE22F17A7 Companion dev	e selected by the Fitter vice selected in 'Availa s : 1.2V 1.2V 1.2V 1.2V	Es 22320 22320	Vist Vist Vist Vist Vist Vist Vist Vist	Mem 608256 608256	d devices	HardCopy com Embedded n 132 132 132	patible only d	ele
Auto device Auto device Specific de Other: n/i wailable devices Name EP4CE22F17A7 EP4CE22F17A7 Companion devices	e selected by the Fitter vice selected in 'Availa a :: 1.2V 1.2V 1.2V 1.2V	LEs 22320 22320 111	Vist Vist Vist Vist Vist Vist Vist Vist	Mem 608256 608256	d devices	Embedded n 132 132	patible only d	ele

Figure 2

Select the Cyclone IV E family and the EP4CE22F17C6 device for the DeoNano board.

At this point we are done with the wizard. Click Finish to get back to Quartus II. To add our design file click on File \rightarrow New and select Verilog HDL from the pop-up menu. See Figure 3.



Figure 3

In Quartus II click on File \rightarrow New to get this menu. Select Verilog HDL file.

Click OK on the menu to get back to the main Quartus screen. You can type on the Verilog file you just created. Enter the following code.

```
module Example1(f, a, b);
```

```
input a, b;
output f;
and A1(f, a, b);
endmodule
```

Click on File \rightarrow SaveAs and save the file as Example1.v

Note that this is our top level module so it must be named Example1.v. If we give it any other name the compile will fail. Also be careful of the semicolons. Unlike C there is a semicolon after the module declaration and there is no semicolon after the endmodule statement – it's crazy but live with it!

To compile the saved program click on Processing \rightarrow Compile. This takes several seconds. When it is done you may have several warnings but you should have no errors. If you have errors you have entered something incorrectly and it must be corrected before you go on. The warnings have to do with the fact that this project has not clock defined and that we have not assigned any pins. For now these warnings can be ignored. You should get a *Flow Summary* of the compile that looks something like that in Figure 4.

		extendinplex countriplex				
ile Edit View Project Assignments Processing Too	s <u>W</u> indow <u>H</u> e	łp ⊲⊅				Search altera.com
🗋 🧭 🖉 🕺 🖧 🖄 🖄 🕫 (* Example1		🕤 🕱 😤 🥜 🍯 🏈 🔘 🗎	> > O O	22 😪 🥪 🕸 🕹 😣 🤒	Ø	
roject Navigator 🛛 🖓 🖉 >	: 🐠	Example1.v		Compilation Report - Example1	8	
antity	Tabl. 96	Flow Summary				
Cyclone IV E: EP4CE22F17C6	Flow S	Flow Status	Successful - Wed	Feb 06 14:37:47 2013		
jél Example1 4a	Flow S Flow N Flow D Flow D Flow D Flow D Flow D Flow D Flow D Flow D Flow D	Flow E Quartus II 64-82 Version 1.2.1.Buil 177 1/07/2012 SJ Web Edition Flow III foreiroin Nime Example1 Flow III Foreiroin Nime Flow III Foreiroin VIII Foreiroin VIII Example1 Flow III Foreiroin Nime Flow III Foreiroin VIII Foreiroin VIII Example1 Flow III Foreiroin VIII Flow III Foreiroin VIII Foreiroin VIII Foreiroin VIII Foreiroin VIII Example1 Flow III Foreiroin VIIII Flow III Foreiroin VIIII Foreiroin VIIII Foreiroin VIIII Foreiroin VIIII Foreiroin VIIII Foreiroin VIIIIIIII Foreiroin VIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII				
	1 Timey	Total registers	0	,		
(III)		Total pins	3 / 154 (2 %)			
A Hierarchy 🚔 Files 🖓 Design Units 👼 🕸	•5	Total virtual pins	0			
Danke 0.47;		Total memory bits	0 / 608,256 (0 %	•)		
		Embedded Multiplier 9-bit elements	0/132(0%)			
ow: Compilation Customize	2	Totel PLLS	0/4(0%)			
Task						
Compile Design 00	1					
Analysis & Synthesis 00						
Fitter (Place & Route) 00						
Assembler (Generate programming files) 00						
TimeQuest Timing Analysis 00_						
EDA Netlist Writer						
rogram bevice (Open Programmer)	4 D					
All 🔞 🛕 📣 🔻 < <search>></search>		~				
Type ID Message						
293000 Quartus II Full Compil	ation was	successful. 0 errors,	12 warnings			
sabo						*

Figure 4

The compiler report from a successful compile.

Pin Assignments

Click on Processing \rightarrow Start \rightarrow Analysis and Elaboration. This step prepares the file for the pin assignments. When this completes click on OK.

Choose Assignments \rightarrow Pin Planner. The pin planner opens as shown in Figure 5. We use the pin planner to connect the inputs and the output of the Verilog code the physical pins on the chip. This is a wire-bond chip which means the pins are on the bottom. They are arranged in rows and columns and that's how we refer to them. From the DeoNano documentation we find that the two push-buttons (called Key[0] and Key[1]) are located on pins J15 and E1. There are eight

LEDs and the first one (LED[0]) is located on A15. We need to enter these pin locations in the location column on the pin planner. See Figure 6.



Figure 5

The pin planner (left) and the pins located in rows and columns (right).



Figure 6

Fill in the pin locations for the two push-buttons and the LED.

Timing File

Every project needs to have a timing file – even in this case where it is meaningless. The file is called a *Synopsis Design Constraint* file and has an sdc extension.

Chose Tools \rightarrow TimeQuest Timing Analyzer. Ignore the welcome screen and in the Analyzer click on File \rightarrow new SDC file. This will open the SDC editor. You will have to minimize the Timing Analyzer to see it. In the SDC file enter the single line *derive_clock_uncertainty*. Save the file as Example1.sdc.

Note that if you do not include this file you will get a *critical warning* which can be ignored. For applications where clock parameters and speed are critical you can use the Timing Analyzer to set up specific clock parameters and Quartus will determine whether or not those parameters can be met for your implementation. *For most projects in this class, and sdc file can be omitted and the resulting warning ignored.*

Final Compile

Now that the pins have been assigned we can do a final compile which will create an SRAM object file (SOF) which can be loaded into the DeoNano board. Click on Processing \rightarrow Start Compilation. You will have fewer warnings this time since the pin assignments have been resolved. Ignore the other warnings.

Programming the DeoNano board

In order to program the DeoNano board you need the USB-Blaster driver for the USB port. This driver comes with the Quartus II software. See p. 38 of the Deo-Nano user's manual (on the CD) for instructions as to how to load this driver. With the driver installed, connect the USB cable to your computer and the DeoNano board. In Quartus, click on Tools \rightarrow Programmer. This will produce the screen shown in Figure 7. If the .sof file is not shown on the screen window, click on Add File and find it under Example1/output files.



Figure 7

Click on Tools \rightarrow Programmer to get this programming screen.

In the programmer click on Hardware Setup to get the screen shown in Figure 8. Click on the Hardware Settings tab and use the drop down box to select USB-Blaster [USB-0]. Click on Close to go back to the screen shown in Figure 7. Click on Start to begin programming.

Hardware Setup	MALL I desirat		×	
Hardware Settings JT	AG Settings			
Select a programming hardware setup to use when programming devices. This programming hardware setup applies only to the current programmer window.				
Currently selected hardware: USB-Blaster [USB-0]			•	
Available hardware iten	ns			
Hardware	Server	Port	Add Hardware	
USB-Blaster	Local	USB-0	Remove Hardware	
			Close	

Figure 8

Setting up the hardware for the USB blaster.

The programming takes only a short time. When it is done you will see that the blue light and one green LED turned on for the DeoNano board. Recall that the design file with the Verilog code was a simple *AND* gate for the two push-buttons. When the push-buttons are not pushed, they are in the logical 1 state. Push either button to get the LED to go off. Congratulations! You have just used several thousand programmable gates to implement the *AND* function.

ModelSim

You can turn the hardware off and you can close Quartus. Neither is needed for simulation in ModelSim. ModelSim is a separate program from Quartus which is made by Mentor Graphics. The current free version is 10.0c.

Before you begin the simulation you should create a new folder to hold the simulation files. You need to copy Example1.v into this folder. After moving Example1.v into this new folder open it in a text editor (like WordPad) and add a single line to the beginning to specify time precision. The modified file looks like this:

```
`timescale 1ns/100ps
module Example1(f, a, b);
   input a, b;
   output f;
   and A1(f, a, b);
endmodule
```

The timescale directive begins with a diacritical mark (a *grave* accent mark at the top left of the keyboard) and it specifies the time units/time precision. For this example we have units of nanoseconds with a precision of 100 pico-seconds.

Open ModelSim. Close the splash screen and click on File \rightarrow Change Directory. Browse to the directory you created that has Example1.v in it. Click on File \rightarrow New \rightarrow Library. This opens a dialog box as shown in Figure 9.

Create	
🔘 a new library	
 a map to an exist 	ing library
a new library and	a logical mapping to it
Library Name: Work	
Library Physical Name	
work	
	OK Cance

Figure 9

The new library dialog box.

You can rename the library but its best to just leave it as the default *work*. Click on OK. The simulator can now be used to compile the design file. It will place results in the new library. Select Compile \rightarrow Compile. In the dialog box that pops up select Example1.v and click on the Compile button. This will compile Example1.v in about two seconds. Click on done and notice that the *work* file is no longer empty. Click on the + sign next to *work* to expand the folder and double click on Example1.v to load it into the simulator. The screen shown in Figure 10 appears.

ModelSim ALTERA STARTER EDITION 10.0c				
Eile Edit View Compile Simulate Add Str	ructure Tools Layout Window Help			
0-2000) • 🗛 📰 🗞 两 🛛 🗇 🎬 🗛 🌋 🖉 🔒 🛧 🍝	\Rightarrow L] 100 ps 🛊 L, L; L, M 😂 🕅	0° 0° 00- 🐚 🐚 🚸 🛛 💥 🖻 🖄 👘	ayout Simulate 💌
ColumnLayout AllColumns	T I O IO I M 2 A 34	● 편(師) 유무도 관계 문제 문제		<u>0</u> 3≁ ∰ ®, ⊜, ® , <u>®</u> , <u>®</u> ,
			,,,,,,,,,,,,,,,,,,,,,,,,,,_,,,_,,,,	
🖉 sim - Default 🕂 dl 🗙	သ Objects 💷 🗄 🖈 🗴	Wave - Default		:##:
*Instance Design unit Design unit	t Name value kind Mode	All Maga		
Example 1 Example 1 Module	a HiZ Net In			
A1 Example1 Process	D Hiz Net In StX Net Out			
	🚳 Processes (Active) 👘 👘 🗙			
	Viame Type (filtered) State			
		Now 0.00 ns		
•		Cursor 1 0.00 ns	0.00 ms	0.61% 0.61% 21
👖 Ubrary 🕮 Files 🛺 sim 🔄			•	
A Transmint				:+ <i>a</i>
# vsim work.Example1				
# Loading work.Example1				
VSIM 6>				
👝 🍃 🏂 ModelSim User's Ma 🛚 🙀	FPGANotes.docx - M ModelSim ALTERA S			- 🕨 🎲 7:41 AM
T! 4 0				





The simulation screen consists of three windows. (These three windows may not be arranged the same as they are in Figure 10.) The leftmost is called the Structure window and it is labeled *Sim*. The Structure window shows the organization of the design. In this example, it's not much but other more complex examples will have many modules. The center window is the *Objects* window. Note that it has all of the variables in the design file. The right most window is the *Wave* window and this is where ModelSim shows the results of simulation. Any of the three windows can be opened or closed in the View menu.

To do the simulation we need to add the signals to the Wave window. Do this by right-clicking on Example1 in the Sim window. Select Add \rightarrow To Wave \rightarrow All Items in Region. At the top

center of the screen is a small window that has the run length. In Figure 10 it is set to 100 ps. Change this to 1000 ns. Your screen should look like that shown in Figure 11.



Figure 11

Right click on Example1 and select Add \rightarrow To Wave \rightarrow All Items in the Region.

You could run the simulation at this point but you would get nothing very meaningful from the run since none of the inputs have been assigned a value. To create input signal values for simulation we need to use the Waveform Editor. For this example there are two inputs called *a* and *b*. Right click on the *a* input in the Object window and select Modify \rightarrow Apply wave. A menu pops up as shown in Figure 12.

M Create Pattern Wizard				x
Generate a waveform for any signal for the chosen pattern. The allowed patterns are: Constant Clock Random Repeater Counter	Select Patterns Codk Constant C Random C Repeater C Counter	Signal Name sim:/Example Start Time 0	1/a End Time 1000	Time Unit
		<	Previous Next >	Cancel

Figure 12

The wave pattern creator for input *a*.

Set the end time to 1000 ns (not ps) and select a Clock pattern. Click Next to get the window in Figure 13. In this window set the clock period to 100 ns and set the initial value to 0. Click on Finish.

sim:/Example1/a <pattern :="" clock=""></pattern>	
Specify the Clock Pattern Attributes.	Clock Attributes Initial Value d Clock Period 100 Time Unit
<	Duty Cycle 50 Previous Finish Cancel

Figure 13

Set the clock period to 100 ns and set the initial value to 0.

Repeat these steps for input *b* except set the clock period to 150ns. All else is the same.

The scale at the bottom of the wave window may not show the full waves. Click on the zoom out button until the scale shows the full 1000 nsecs of simulation. This completes the set up. To run the simulation click on Run simulation icon (Figure 14).



Figure 14

Run runs the simulation. Run-All runs the simulation until it hits a break. Continue Run runs after a break. Break stops simulation.



Figure 15 shows the final simulation.



Reference Information

Pin Name	FPGA Pin Location
Pushbutton [0]	J15
Pushbutton [1]	E1
LED[0]	A15
LED[1]	A13
LED[2]	B13
LED[3]	A11
LED[4]	D1
LED[5]	F3
LED[6]	B1
LED[7]	L3
CLOCK_50	R8
Switch 0	M1
Switch 1	Т8
Switch 2	B9
Switch 3	M15



Figure 3-8 Pin distribution of the GPIO expansion headers

Figure 1-3 shows the ordering codes for Cyclone IV E devices.

Figure 1-3. Packaging Ordering Information for the Cyclone IV E Device

