## **Freescale Semiconductor**

AN1294/D (Freescale Order Number)

9/96



# Application Note Multiprocessor Systems and the PowerPC 603e™ Microprocessor

This application note describes some of the issues confronting the systems designer when the 603e or PowerPC 603<sup>TM</sup> processors are used to implement a multiprocessor system. Although the 603e (and the 603, unless otherwise noted) does not provide hardware support for multiprocessor system functions provided by the PowerPC 604<sup>TM</sup> processor, many of the hardware mechanisms of the 604 that allow efficient operation in multiprocessing systems can be provided by operating system software routines. This document describes attributes of the 603e that require operating system software support to facilitate multiprocessor system operation.

Additional information about the topics discussed in this document can be found in *PowerPC 603e RISC Microprocessor User's Manual* (order #: MPC603EUM/AD), and *Addendum to PowerPC 603e RISC Microprocessor User's Manual: PowerPC 603e Microprocessor Supplement and User's Manual Errata* (order #: MPC603EUMAD/AD).

In this document, the terms '603', '603e', and '604' are used as abbreviations for 'PowerPC 603 microprocessor', 'PowerPC 603e microprocessor', and 'PowerPC 604 microprocessor', respectively. These microprocessors are available from Freescale as MPC603, MPC603e, and MPC604, respectively.


Note that the 603e is implemented in both a 2.5-volt version (PID 0007v PowerPC 603e microprocessor, abbreviated as PID7v-603e) and a 3.3-volt version (PID 0006 PowerPC 603e microprocessor, abbreviated as PID6-603e). The scope of this document encompasses both implementations of the 603e unless otherwise noted.



To locate updates for this document, refer to the website at http://www.mot.com/powerpc/.

## 1.1 MEI Cache Coherency Protocol

The 603e cache coherency protocol is a subset of the modified, exclusive, shared, and invalid (MESI) four-state cache protocol, the 603e implements only MEI, as shown in Figure 1. Cache block loads from pages marked globally coherent are identified during bus transactions as write misses (read-with-intent-to-modify operations), causing other 603e processors to flush (if the snooped cache block is modified) or invalidate (if the snooped cache block is unmodified) the corresponding copies of data from their cache. When a 603e has completed a cache block load, it is the exclusive owner of the data and may write to it without performing an address-only bus transaction indicating the cache state change from exclusive to modified.



## **Bus Transactions**

SH = Snoop Hit

SH/CRW = Snoop Hit, Cacheable Read/Write

RH = Read Hit

SH/CIR = Snoop Hit, Caching-Inhibited Read

RM = Read Miss

= Snoop Push

WH = Write Hit WM = Write Miss

(1) = Cache Line Fill

Figure 1. MEI Cache Coherency Protocol—State Diagram (WIM = 001)

Figure 1 shows the operation of the MEI protocol for memory pages or blocks with WIM settings of 001 (write-back, caching-not-inhibited, and memory coherency enforced). One exception to the treatment of a read operation by the 603e as a snooped write is when the snooped operation is a caching-inhibited read (either single-beat or burst). If the 603e gets the snoop hit on a modified cache block, it writes the block back to memory and marks the block exclusive unmodified. If the cache block is marked exclusive unmodified when the caching-inhibited read operation is snooped, no bus action is taken and the cache block remains in the exclusive unmodified state. This treatment of caching-inhibited reads reduces the possibility of data thrashing by letting noncaching devices read data from the 603e's data cache without invalidating the entry.

Systems with multiple 603e processors sharing the bus can reduce the number of bus transactions caused by read-induced cache block invalidations and flushes by minimizing the number of pages and blocks with memory coherency enforced (WIM = 001).

The sharing of program instructions among multiple 603e processors is not subject to the same coherency restrictions enforced for data, because no snooping is performed in the 603e instruction cache.

## 1.2 TLB Synchronization

The 603e provides translation lookaside buffer (TLB) structures to maintain on-chip copies of the page table entries (PTEs) resident in memory. Following power-up, hard reset, or in the course of certain operating system operations, the TLB entries must be explicitly cleared before valid entries are loaded. The Translation Lookaside Buffer Invalidate Entry (**tlbie**) instruction is provided for the invalidation of TLB entries. Execution of the **tlbie** instruction by the 603e does not cause an address-only bus transaction to signal other 603e processors to invalidate their matching copies of the PTE, and the 603e does not invalidate TLBs in response to a TLB invalidation broadcast by any other processor. Synchronization of TLB entries in a multiple 603e system must be performed by the operating system or other software.

However, the 603e provides a TLBISYNC signal input to allow for hardware synchronization of changes to TLBs and PTEs when multiple 603e processors or direct-memory access (DMA) devices share the same MMU translation tables. While the TLBISYNC signal is asserted, the 603e halts instruction execution after executing a Translation Lookaside Buffer Synchronization (tlbsync) instruction until the TLBISYNC signal is negated. If the tlbsync instruction is executed with the TLBISYNC signal negated no internal or external action occurs. With the use of external control logic, the TLBISYNC signal can provide a locking and updating mechanism for the TLBs and PTEs of 603e processors in a multiprocessor system.

The Translation Lookaside Buffer Invalidate All (**tlbia**) instruction is not implemented on the 603e, and when its opcode is encountered, an illegal instruction program exception is generated. To invalidate all entries in both TLBs, 32 **tlbie** instructions must be executed, incrementing the value in EA[15–19] by one each time. The **tlbie** instruction will invalidate four TLB entries when executed, clearing both the instruction and data translation lookaside buffer (ITLB and DTLB) entries indexed by EA[15–19].

## 1.3 Cache Management Instructions and Bus Broadcasting

Table 1 provides an overview of the bus operations initiated by cache control instructions. None of the instructions broadcast address-only transactions on the bus except the Data Cache Block Set to Zero (**dcbz**) instruction, and no broadcasts by other bus masters are snooped by the 603e, with the exception of cache block kill transactions. When the HID0[ABE] bit is set the PID7v-603e broadcasts address-only transactions when the Data Cache Block Invalidate (**dcbi**), Data Cache Block Flush (**dcbf**), and Data Cache Block Store (**dcbst**) instructions are executed. The 603e coherency logic does not provide a snoop response to the **dcbi**, **dcbf**, and **dcbst** instructions; therefore, the system designer must ensure that the correct response is provided.

| Table 1. Bus Operations Caused by Cache Control Instructions (WIM = 001) |             |                  |               |      |  |  |
|--|-------------|------------------|---------------|------|--|--|
| n  | Cache State | Next Cache State | Rus Operation | Comm |  |  |

| Instruction | Cache State        | Next Cache State | Bus Operation       | Comment  |
|-------------|--------------------|------------------|---------------------|--|
| sync        | Don't care         | No change        | None                | Waits for memory queues to complete bus activity |
| icbi        | Don't care         | Invalid          | None                | _  |
| dcbi        | Don't care         | Invalid          | None (Kill block*)  | _  |
| dcbf        | Invalid, exclusive | Invalid          | None (Flush block*) | _  |
|             | Modi ed            | Invalid          | Write-with-kill     | Block is pushed                                  |
| dcbst       | Invalid, exclusive | No change        | None (Clean block*) | _  |
|             | Modi ed            | Exclusive        | Write               | Block is pushed                                  |

Table 1. Bus Operations Caused by Cache Control Instructions (WIM = 001) (Continued)

| Instruction | Cache State        | Next Cache State | Bus Operation                  | Comment   |
|-------------|--------------------|------------------|--------------------------------|---|
| dcbz        | Invalid            | Modi ed          | Write-with-kill                | _   |
|             | Exclusive, modi ed | Modi ed          | Kill block                     | Writes over modi ed data                          |
| dcbt        | Invalid            | No change        | Read                           | Fetched cache block is stored in touch load queue |
|             | Exclusive, modi ed | No change        | None                           | _   |
| dcbtst      | I                  | No change        | Read-with-intent-to-<br>modify | Fetched cache block is stored in touch load queue |
|             | Exclusive, modi ed | No change        | None                           | _   |

Note: Bus operation performed when PID7v-603e HID0[ABE] is set.

## 1.4 Memory Synchronization Using Iwarx and stwcx. Instructions

Memory synchronization instructions control the order in which memory operations are completed with respect to asynchronous events and the order in which memory operations are seen by other processors or memory access mechanisms. The Load Word and Reserve Indexed (**lwarx**) and Store Word Conditional Indexed (**stwcx.**) instructions allow programmers to emulate common semaphore operations such as 'test and set,' 'compare and swap,' 'exchange memory,' and 'fetch and add.' Examples of these operations can be found in Appendix E, "Synchronization Programming Examples," in *PowerPC*<sup>TM</sup> *Microprocessor Family: The Programming Environments* user's manual. Both the **lwarx** instruction and its corresponding **stwcx.** instruction must have the same effective address. Note that the reservation granularity is 32 bytes.

The concept behind the use of the **lwarx** and **stwcx.** instructions is that a processor may load a semaphore from memory, compute a result based on the value of the semaphore, conditionally store it back to the same location (only if that location has not been modified since it was first read), and determine if the store was successful. If the reservation exists when the store is executed, the store is performed and the CR0[EQ] bit is set. If the reservation does not exist when the store is executed, the target memory location is not modified and the CR0[EQ] bit is cleared.

If the store is successful, the sequence of instructions from the read of the semaphore to the write that updated the semaphore appear to execute atomically (that is, nothing modified the semaphore location between the read and the update), thus providing the equivalent of a real atomic operation. However, in reality, other processors may have read from the location during this operation. A read operation that hits a reserved cache block invalidates the cache block but does not clear the reservation. The subsequent execution of an **stwcx.** instruction to the invalidated cache block holding the reservation causes a single-beat write to memory, after which the reservation is cleared. A single-beat write operation is also performed if the cache block addressed by the **stwcx.** instruction is valid (that is, the **stwcx.** instruction is treated as a write-through operation).

While only one reservation can exist on any processor, more than one processor in a multiprocessor system can concurrently reserve a cache block. The address associated with the reservation can be changed by a subsequent **lwarx** instruction. The conditional store is performed based upon the existence of a reservation established by the preceding **lwarx** regardless of whether the addresses match. A reservation held by the processor is cleared either by executing an **stwcx.** instruction to any address or by an attempt by some other device to modify a location in the reservation granularity (32 bytes).

## How to Reach Us:

#### Home Page:

www.freescale.com

#### E-mail:

support@freescale.com

### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

### Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com

## For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or 303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document. Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

