APPLICATION NOTE

ANALOG-TO-DIGITAL CONVERSION TECHNIQUES USING ZILOG Z8® MCUS

A SEPARATE ADC CHIP ISN'T ALWAYS NECESSARY. MANY APPLICATIONS REQUIRING A/D CONVERSIONS CAN BE ACHIEVED WITH 8-BIT MCUS— AND WITHOUT COMPROMISING ACCURACY, SPEED, OR SYSTEM COST.

INTRODUCTION

Many embedded controller applications require an analog voltage to be captured. Depending on the application, a separate A/D converter (ADC) chip may be necessary because of the speed and resolution requirements. However, many designs do not need fast conversion speeds, and 8 bits of resolution is adequate. For instance, a digital thermostat samples the temperature periodically and turns the heater or air conditioner on or off when the temperature hits a trip point. Here, the measurement speed for the voltage across a thermistor is not critical since the temperature is changing rather slowly. In this case, conversion times on the order of milliseconds are acceptable.

Capturing fast-changing signals, such as audio, requires a much faster conversion rate. If the highest audio frequency is 4 kHz coming into the ADC, the sample rate should be at least twice this (8 kHz). Because of the limited processing time in between samples (in this case $125 \,\mu s$), the ADC must do a conversion quickly, so the MCU has time to process the data before the next sample.

Since most designs are cost-sensitive—especially in consumer electronics—there may not be the luxury of adding relatively expensive ADC chips to the design. Design engineers must look for a more integrated solution, and Zilog has the solution.

ZILOG Z8 MCU FEATURES

Zilog $Z8^{\circledR}$ microcontrollers (MCUs) to which the following A/D conversion techniques apply range in package sizes from 18 to 44 pins. ROM sizes vary from 0.5 to 4 KB. These are available in masked and OTP configurations, and can be clocked up to 12 MHz using a RC, LC, ceramic resonator, or crystal oscillator (refer to Table 1).

Two power-down modes are available: HALT and STOP.

- HALT freezes code execution, but leaves the timers enabled. The processor can exit HALT via an external or internal interrupt.
- STOP completely shuts down the chip, including the oscillator. To come out of STOP mode, you apply a positive- or negative-going edge to one of the external digital inputs or via the internal Watch-Dog Timer (WDT). This application is set up via the Stop-Mode Recovery (SMR) register.

The block diagram of a typical Z8 architecture is shown in Figure 1. Selected Zilog MCUs are shown in Table 1.

Figure 1. Typical Z8 MCU Block Diagram

example); OTP versions are indicated with the letter "E" (Z86E03, for example).

The on-board dual analog comparators, along with one counter/timer, will be used to implement the ADC routines. The analog comparators are multiplexed with the digital inputs on port pins P31, P32, and P33. This is depicted in Figure 2.

The analog comparators are selected via the P3M register. The comparators share a common reference pin, P33. The input range of the comparators is 0-4V. The input offset voltage is typically 10 mV with V_{cc} at 5.0V. The output of the comparators may be examined by a TM instruction (Test under Mask) on port P3. The outputs also generate an interrupt, based on the falling or rising edge of the comparator output. These outputs also can connect to the P34

and P37 output pins under software control. The PCON register in the extended register file controls this connection (not available on C04/E04 and C08/E08).

The comparators are enabled during HALT mode, but are disabled in STOP mode. Three ADC configurations will be presented:

- PWM Ramp ADC
- Successive Approximation ADC
- RC Ramp ADC

The software routines were designed around the Z86C04/E04, but can be adapted for other selected Z8 MCUs.

The Zilog CCP emulator (Zilog PN Z86CCP00ZEM) was used to test the routines . These routines are designed to be "generic" in nature, meaning that they can be used with other Z8 MCUs.

PWM RAMP ADC

Figure 3 depicts a Pulse-Width Modulated (PWM) ramp and timer to implement a single-slope ADC. This method has the advantage of being interrupt-driven, so that the processor can perform other tasks while doing a conversion. The conversion time, however, is usually in the tens of milliseconds. Here, a fixed-frequency square wave of variable duty cycle begins at a low value and is steadily increased by incrementing the timer count at the end of each sample period.

The PWM output, (P00), is fed to a RC integrator, which produces a linear ramp at the V_{RFF} input of the comparators at P33. Two analog voltages can be measured concurrently using this technique.The analog voltages to be measured are sensed at P31 and P32. The voltage range at these inputs is 0–4V.

Refer to Code Listing 1 at the conclusion of this application note, which shows the single-slope software routine.

Each comparator has its own interrupt level. When the positive-going ramp exceeds the input voltage, the corresponding interrupt will then load the contents of the timer, which is scaled to the measured analog input.

Generate the ramp by incrementing Timer 1's value after each sample period. Incrementing the count from 1 (01H) to 200 (C8H) resets the ramp. The value loaded into the register called DELAY determines the sample period. The conversion speed is determined by the speed of the system clock, the analog-input voltage range, sample frequency, and the resolution of the timer.

In this example, the crystal frequency is 8 MHz, the input voltage range is 0–4V, the sampling frequency is about 4800 kHz, and the resolution is 8-bits. This will yield a maximum conversion time of 40 ms.

If you know that the input voltage range is from 2–4V, then you can restrict the ramp voltage to this range, which yields a faster conversion time. Also, if 8-bits of resolution is overkill, then adding two counts to the timer at the end of each sample period will result in 7 bits of resolution. Adding four counts yields 6 bits.

Figure 3. Single Slope ADC Using PWM Ramp

SUCCESSIVE APPROXIMATION ADC

For applications requiring faster conversion times, you want to consider the successive approximation method (see Figure 4). This routine, however, cannot be used in background mode, which means that when a conversion is taking place, the processor must drop what it's doing and call or jump to this routine. However, at the end of a conversion, it can then continue where it left off.

This method uses a Digital-to-Analog Converter (DAC) in its feedback loop. The DAC is comprised of an R2R ladder connected to port P2. When a binary value is output at Port 2, a DC voltage proportional to the binary value appears at pin 1 of the ladder network. The DAC does a binary search on the input voltage. This is achieved by first setting the most significant bit (MSB) of the DAC and testing the comparator output. If the comparator output is zero, then the DAC output for this bit is set to zero. If the comparator output is one, then the DAC output for this bit is set to one. The bits from the output port 2 are individually tested in descending order, performing the same test. When all the bits have been tested, the conversion is complete. The output from the R2R resistor network becomes the comparator's reference voltage. The analog voltage to be measured can be connected to either P31 or P32, the non-inverting inputs of the comparators. The software for this routine is shown in Code Listing 2.

To start the conversion, the MSB of P2 is set, resulting in a voltage of half of V_{CC} at the V_{REF} input of the comparator. If V_{CC} is 5V, then this will be 2.5V. The non-inverting comparator input is then tested. If High, then the analog voltage must be 2.5V–5.0V.

The next bit, P26, is then set, and the input port is tested again. If Low, then this bit is reset. The process continues until all bits of P2 have been tested. The resultant value at P2 is the digital representation of the analog input.

With a crystal frequency of 12 MHz, the conversion time is approximately 70 µs. Even more resolution is available from 10- and 12-bit R2R networks. Of course, more port pins are then needed.

If a track-and-hold function is desired, analog switch CD4016 can be added to the front end. In between samples, the switch is closed, charging a small capacitor.

At the end of each sample period—as determined by timer T1—the switch is opened. Any error induced by trying to convert a fast-changing analog input is eliminated. The value of C is chosen so that the voltage across it tracks the input voltage, does not bleed off during the conversion, and follows the input voltage in between samples. For a sampling rate of 8 kHz, the input frequency must be less than or equal to 4 kHz to prevent distortion due aliasing.

Figure 4. Successive Approximation ADC

RC RAMP ADC

For cost-sensitive applications, consider the low-cost technique that is shown in Figure 5. Since this method uses a logarithmic RC ramp for the comparator reference voltage, the A/D result will not be a linear function of the input analog voltage. For many applications, such as some battery chargers and peak detection circuits, linearity is not essential. If necessary, software compensation by look-up table can be used to linearize the A/D result.

This method uses an externally generated RC ramp and a counter/timer to measure the analog voltage at comparator input P33. The RC ramp is limited to the 4V common mode range of the Z8 comparator. The C1 capacitor is readied for conversion by briefly setting output P00. The C1–P31 node will discharge to 4V, as determined by the R1–R2 voltage divider. When conversion is started, P00 is taken Low so that the C1–P31 node charges toward ground through the parallel combination of R1 and R2.

At the same time the ramp is initiated, counter/timer T1 is started in gate mode. A crystal frequency of 8 MHz will give a counter tick period of 1 ms when the prescaler is set to divide-by-1. When the capacitor voltage at P31 crosses the unknown analog voltage at P33, the comparator will switch, causing the counter/timer T1 to stop.

Code Listing 3 (at conclusion of this application note) shows the routine, which gives a resolution of 8 bits and a maximum conversion time of 256 µs for an oscillator frequency of 8 MHz. The accuracy is \pm LSB. If the oscillator frequency is changed, the RC values will need adjustment. The analog input voltage range is 0–4V.

Some applications require accurate detection of a single threshold level. RC value tolerances can be adjusted out with the addition of a single calibration. Simply replace R2 with a potentiometer and series resistor. Calibration is performed by putting the desired threshold voltage at P33 while adjusting the pot for desired result. Use a temperature stable capacitor, such as a ceramic NPO type, if wide temperature variations are expected.

Figure 5. A/D Converter Using RC Ramp

CONCLUSION REFERENCE

You can see from the previous examples that applications requiring analog-to-digital conversions can be achieved without compromising accuracy, speed, or system cost. Design engineers can experiment with the routines for optimum performance. These routines are designed to be functions called from the main program; however, it is possible to modify the program so that it is completely interrupt-driven. This change allows the MCU to handle other tasks in between the timer and comparator interrupts. By adding a software UART routine to the above programs, you can implement a truly low-cost, PC-compatible data acquisition system.

- 1. Ciarcia, S., "Analog Interfacing In The Real World," Ciarcia's Circuit Cellar, Vol. IV, 1984.
- 1. Distaso, L.A., "Analog to Digital Conversion Techniques With COPS Family Microcontrollers", National Semiconductor Corp., National Semiconductor Microcontroller Databook, 1987.
- 2. Zilog, Zilog Discrete Z8 Microcontroller Product Specification Databook, DC 8318-02, Q3 1994.
- 3. Zilog, Zilog Z8 Microcontrollers User's Manual, UM95Z8000103, 1995.

CODE LISTING 1

CODE LISTING 2

CODE LISTING 3

© 1997 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only. Zilog, Inc. makes no warranty, express, statutory, implied or by description, regarding the information set forth herein or regarding the freedom of the described devices from intellectual property infringement. Zilog, Inc. makes no warranty of merchantability or fitness for any purpose. Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment to update or keep current the information contained in this document.

Zilog's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the customer and Zilog prior to use. Life support devices or systems are those which are intended for surgical implantation into the body, or which sustains life whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

Zilog, Inc., 210 East Hacienda Ave. Campbell, CA 95008-6600 Telephone (408) 370-8000 FAX (408) 370-8056 BBS (408) 370-8024 Internet: http://www.zilog.com