

# SuperH™ Family E10A-USB Emulator

Additional Document for User's Manual

Supplementary Information on Using the SH7721 Series

Renesas Microcomputer Development Environment System

SuperH™ Family / SH7700 Series

E10A-USB for SH7721 Series HS7721KCU01HE

Rev. 1.00

Revision Date: Nov. 19, 2007

Renesas Technology

[www.renesas.com](http://www.renesas.com)

User's Manual



## Notes regarding these materials

1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.
2. Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.
3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (<http://www.renesas.com>)
5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.
7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.
8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below:
  - (1) artificial life support devices or systems
  - (2) surgical implantations
  - (3) healthcare intervention (e.g., excision, administration of medication, etc.)
  - (4) any other purposes that pose a direct threat to human lifeRenesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.
9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment.
12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.
13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.



# Contents

Section 1	Connecting the Emulator with the User System .....	1
1.1	Components of the Emulator .....	1
1.2	Connecting the Emulator with the User System .....	3
1.3	Installing the H-UDI Port Connector on the User System .....	4
1.4	Pin Assignments of the H-UDI Port Connector .....	4
1.5	Recommended Circuit between the H-UDI Port Connector and the MPU .....	7
1.5.1	Recommended Circuit (36-Pin Type) .....	7
1.5.2	Recommended Circuit (14-Pin Type) .....	11
Section 2	Software Specifications when Using the SH7721 Series .....	15
2.1	Differences between the SH7721 and the Emulator .....	15
2.2	Specific Functions for the Emulator when Using the SH7721 Series .....	20
2.2.1	Break Condition Functions .....	20
2.2.2	Trace Functions .....	22
2.2.3	Notes on Using the JTAG (H-UDI) Clock (TCK) and AUD Clock (AUDCK) ..	28
2.2.4	Notes on Setting the [Breakpoint] Dialog Box .....	28
2.2.5	Notes on Setting the [Break Condition] Dialog Box and the BREAKCONDITION_ SET Command .....	30
2.2.6	Note on Setting the UBC_MODE Command .....	30
2.2.7	Performance Measurement Function .....	31








# Section 1 Connecting the Emulator with the User System

## 1.1 Components of the Emulator

The E10A-USB emulator supports the SH7721 series. Table 1.1 lists the components of the emulator.

**Table 1.1 Components of the Emulator**

Classification	Component	Appearance	Quantity	Remarks
Hardware	Emulator box		1	HS0005KCU01H: Depth: 65.0 mm, Width: 97.0 mm, Height: 20.0 mm, Mass: 72.9 g or HS0005KCU02H: Depth: 65.0 mm, Width: 97.0 mm, Height: 20.0 mm, Mass: 73.7 g
	User system interface cable		1	14-pin type: Length: 20 cm, Mass: 33.1 g
	User system interface cable		1	36-pin type: Length: 20 cm, Mass: 49.2 g (only for HS0005KCU02H)
	USB cable		1	Length: 150 cm, Mass: 50.6 g
Software	SH7721 Series E10A-USB emulator setup program, SuperH™ Family E10A-USB Emulator User's Manual, Supplementary Information on Using the SH7721 Series*, and Test program manual for HS0005KCU01H and HS0005KCU02H		1	HS0005KCU01SR,  HS0005KCU01HJ, HS0005KCU01HE,  HS7721KCU01HJ, HS7721KCU01HE,  HS0005TM01HJ, and HS0005TM01HE (provided on a CD-R)

Note: Additional document for the MPUs supported by the emulator is included. Check the target MPU and refer to its additional document.



## 1.2 Connecting the Emulator with the User System

To connect the E10A-USB emulator (hereinafter referred to as the emulator), the H-UDI port connector must be installed on the user system to connect the user system interface cable. When designing the user system, refer to the recommended circuit between the H-UDI port connector and the MPU. In addition, read the E10A-USB emulator user's manual and hardware manual for the related device.

Table 1.2 shows the type number of the emulator, the corresponding connector type, and the use of AUD function.

**Table 1.2 Type Number, AUD Function, and Connector Type**

Type Number	Connector	AUD Function
HS0005KCU02H	36-pin connector	Available
HS0005KCU01H, HS0005KCU02H	14-pin connector	Not available

The H-UDI port connector has the 36-pin and 14-pin types as described below. Use them according to the purpose of the usage.

1. 36-pin type (with AUD function)  
The AUD trace function is supported. A large amount of trace information can be acquired in realtime. The window trace function is also supported for acquiring memory access in the specified range (memory access address or memory access data) by tracing.
2. 14-pin type (without AUD function)  
The AUD trace function cannot be used because only the H-UDI function is supported. For tracing, only the internal trace function is supported. Since the 14-pin type connector is smaller than the 36-pin type (1/2.5), the area where the connector is installed on the user system can be reduced.

### 1.3 Installing the H-UDI Port Connector on the User System

Table 1.3 shows the recommended H-UDI port connectors for the emulator.

**Table 1.3 Recommended H-UDI Port Connectors**

Connector	Type Number	Manufacturer	Specifications
36-pin connector	DX10M-36S	Hirose Electric Co., Ltd.	Screw type
	DX10M-36SE, DX10G1M-36SE		Lock-pin type
14-pin connector	2514-6002	Minnesota Mining & Manufacturing Ltd.	14-pin straight type

Note: When designing the 36-pin connector layout on the user board, do not connect any components under the H-UDI connector. When designing the 14-pin connector layout on the user board, do not place any components within 3 mm of the H-UDI port connector.

### 1.4 Pin Assignments of the H-UDI Port Connector

Figures 1.1 and 1.2 show the pin assignments of the 36-pin and 14-pin H-UDI port connectors, respectively.

Note: Note that the pin number assignments of the H-UDI port connector shown on the following pages differ from those of the connector manufacturer.

Pin No.	Signal	Input/ Output*1	SH7721 Pin No.			Pin No.	Signal	Input/ Output*1	SH7721 Pin No.		Note
			BP-256H	BP-256C					BP-256H	BP-256C	
1	AUDCK	Output	P19	P18		19	TMS	Input	T17	U20	
2	GND	—				20	GND	—			
3	AUDATA0	Output	P18	R20		21 <sup>2</sup>	/TRST	Input	R19	R18	
4	GND	—				22 <sup>5</sup>	(GND)	—			
5	AUDATA1	Output	N19	N18		23	TDI	Input	U18	T21	
6	GND	—				24	GND	—			
7	AUDATA2	Output	N18	P20		25	TDO	Output	U20	W20	
8	GND	—				26	GND	—			
9	AUDATA3	Output	N20	R17		27 <sup>2</sup>	/ASEBRKAK	Output	T20	V18	
10	GND	—				28	GND	—			
11 <sup>2</sup>	/AUDSYNC	Output	R17	T20		29 <sup>4</sup>	UVCC	Output			
12	GND	—				30	GND	—			
13	NC	—				31 <sup>2</sup>	/RESETP	Output	V18	V17	User reset
14	GND	—				32	GND	—			
15	NC	—				33 <sup>3</sup>	GND	Output			
16	GND	—				34	GND	—			
17	TCK	Input	T18	T18		35	NC	—			
18	GND	—				36	GND	—			

Notes: 1. Input to or output from the user system.

2. The slash (/) means that the signal is active-low.

3. The emulator monitors the GND signal of the user system and detects whether or not the user system is connected.

4. If the VccQ pin is not connected to the UVCC, the I/O voltage of the user system interface will be fixed to 3.3 V.

5. The /ASEMD0 pin must be 0 when the emulator is connected and 1 when the emulator is not connected, respectively.

(1) When the emulator is used: /ASEMD0 = 0 (ASE mode)

(2) When the emulator is not used: /ASEMD0 = 1 (normal mode)

To allow the /ASEMD0 pin to be GND by connecting the user system interface cable, connect pin 22 directly to the /ASEMD0 pin. Do not ground the pin.





Figure 1.1 Pin Assignments of the H-UDI Port Connector (36 Pins)

Pin No.	Signal	Input/ Output*1	SH7721 Pin No.		Note
			BP-256H	BP-256C	
1	TCK	Input	T18	T18	
2	/TRST	*2 Input	R19	R18	
3	TDO	Output	U20	W20	
4	/ASEBRKAK	*2 Output	T20	V18	
5	TMS	Input	T17	U20	
6	TDI	Input	U18	T21	
7	/RESETP	*2 Output	V18	V17	User reset
8	N.C.	—	—	—	
9	(GND)	*5 —	—	—	
11	UVCC	*4 Output	—	—	
10, 12, and 13	GND	—	—	—	
14	GND	*3 Output	—	—	

- Notes:
1. Input to or output from the user system.
  2. The slash (/) means that the signal is active-low.
  3. The emulator monitors the GND signal of the user system and detects whether or not the user system is connected.
  4. If the VccQ pin is not connected to the UVCC, the I/O voltage of the user system interface will be fixed to 3.3 V.
  5. The /ASEMD0 pin must be 0 when the emulator is connected and 1 when the emulator is not connected, respectively.
    - (1) When the emulator is used: /ASEMD0 = 0 (ASE mode)
    - (2) When the emulator is not used: /ASEMD0 = 1 (normal mode)
 To allow the /ASEMD0 pin to be GND by connecting the user system interface cable, connect pin 9 directly to the /ASEMD0 pin. Do not ground the pin.



**Figure 1.2 Pin Assignments of the H-UDI Port Connector (14 Pins)**


## 1.5 Recommended Circuit between the H-UDI Port Connector and the MPU

### 1.5.1 Recommended Circuit (36-Pin Type)

Figure 1.3 shows a recommended circuit for connection between the H-UDI and AUD port connectors (36 pins) and the MPU when the emulator is in use. Figure 1.4 shows a circuit for connection when UVCC is not connected.


- Notes:
1. Do not connect anything to the N.C. pins of the H-UDI port connector.
  2. The /ASEMD0 pin must be 0 when the emulator is connected and 1 when the emulator is not connected, respectively.
    - (1) When the emulator is used: /ASEMD0 = 0 (ASE mode)
    - (2) When the emulator is not used: /ASEMD0 = 1 (normal mode)Figures 1.3 and 1.4 show examples of circuits that allow the /ASEMD0 pin to be GND (0) whenever the emulator is connected by using the user system interface cable. When the /ASEMD0 pin is changed by switches, etc., ground pin 22. Do not connect this pin to the /ASEMD0 pin.
  3. When a network resistance is used for pull-up, it may be affected by a noise. Separate TCK from other resistances.
  4. The pattern between the H-UDI port connector and the MPU must be as short as possible. Do not connect the signal lines to other components on the board.
  5. When the power supply of the user system is turned off, supplying VccQ of the user system to the UVCC pin reduces the leakage current from the emulator to the user system. A level shifter that is activated by the internal power supply or user power supply (changed by the switch) is installed in the interface circuit of the emulator. If the user power is supplied to the UVCC pin, the level shifter is not activated as long as no user power is supplied. When the power supply of the user system is turned off, no current flows from the user interface. The I/O voltage level of the user system interface can be the same as that of the VccQ. To operate the emulator with low voltage (lower than 3.3 V), the VccQ must be supplied to the UVCC pin. Make the emulator's switch settings so that the VccQ will be supplied (SW2 = 1 and SW3 = 1) (as shown in figure 1.3).
  6. The resistance values shown in the figures are recommended.
  7. For the pin processing in cases where the emulator is not used, refer to the hardware manual of the related MPU.

When the circuit is connected as shown in figure 1.3, the switches of the emulator are set as SW2 = 1 and SW3 = 1. For details, refer to section 3.8, Setting the DIP Switches, in the SuperH™ Family E10A-USB Emulator User's Manual.



**Figure 1.3 Recommended Circuit for Connection between the H-UDI Port Connector and MPU when the Emulator is in Use (36-Pin Type UVCC Connected)**

When the circuit is connected as shown in figure 1.4, the switches of the emulator are set as SW2 = 0 and SW3 = 1. For details, refer to section 3.8, Setting the DIP Switches, in the SuperH™ Family E10A-USB Emulator User's Manual.



**Figure 1.4** Circuit for Connection between the H-UDI Port Connector and MPU when the Emulator is in Use (36-Pin Type UVCC Not Connected\*)

Note: When UVCC is not connected and the user system is turned off, note that the leakage current flows from the emulator to the user system.




## 1.5.2 Recommended Circuit (14-Pin Type)

Figure 1.5 shows a recommended circuit for connection between the H-UDI and AUD port connectors (14 pins) and the MPU when the emulator is in use. Figure 1.6 shows a circuit for connection when UVCC is not connected.


- Notes:
1. Do not connect anything to the N.C. pins of the H-UDI port connector.
  2. The /ASEMD0 pin must be 0 when the emulator is connected and 1 when the emulator is not connected, respectively.
    - (1) When the emulator is used: /ASEMD0 = 0 (ASE mode)
    - (2) When the emulator is not used: /ASEMD0 = 1 (normal mode)Figures 1.5 and 1.6 show examples of circuits that allow the /ASEMD0 pin to be GND (0) whenever the emulator is connected by using the user system interface cable. When the /ASEMD0 pin is changed by switches, etc., ground pin 9. Do not connect this pin to the /ASEMD0 pin.
  3. When a network resistance is used for pull-up, it may be affected by a noise. Separate TCK from other resistances.
  4. The pattern between the H-UDI port connector and the MPU must be as short as possible. Do not connect the signal lines to other components on the board.
  5. When the power supply of the user system is turned off, supplying VccQ of the user system to the UVCC pin reduces the leakage current from the emulator to the user system. A level shifter that is activated by the internal power supply or user power supply (changed by the switch) is installed in the interface circuit of the emulator. If the user power is supplied to the UVCC pin, the level shifter is not activated as long as no user power is supplied. When the power supply of the user system is turned off, no current flows from the user interface. The I/O voltage level of the user system interface can be the same as that of the VccQ. To operate the emulator with low voltage (lower than 3.3 V), the VccQ must be supplied to the UVCC pin. Make the emulator's switch settings so that the VccQ will be supplied (SW2 = 1 and SW3 = 1) (as shown in figure 1.5).
  6. The resistance values shown in the figures are recommended.
  7. For the pin processing in cases where the emulator is not used, refer to the hardware manual of the related MPU.

When the circuit is connected as shown in figure 1.5, the switches of the emulator are set as SW2 = 1 and SW3 = 1. For details, refer to section 3.8, Setting the DIP Switches, in the SuperH™ Family E10A-USB Emulator User's Manual.



**Figure 1.5 Recommended Circuit for Connection between the H-UDI Port Connector and MPU when the Emulator is in Use (14-Pin Type UVCC Connected)**

When the circuit is connected as shown in figure 1.6, the switches of the emulator are set as SW2 = 0 and SW3 = 1. For details, refer to section 3.8, Setting the DIP Switches, in the SuperH™ Family E10A-USB Emulator User's Manual.



**Figure 1.6 Circuit for Connection between the H-UDI Port Connector and MPU when the Emulator is in Use (14-Pin Type UVCC Not Connected\*)**

Note: When UVCC is not connected and the user system is turned off, note that the leakage current flows from the emulator to the user system.



# Section 2 Software Specifications when Using the SH7721 Series

## 2.1 Differences between the SH7721 and the Emulator

1. When the emulator system is initiated, it initializes the general registers and part of the control registers as shown in table 2.1. The initial values of the actual SH7721 registers are undefined. When the emulator is initiated from the workspace, a value to be entered is saved in a session.

**Table 2.1 Register Initial Values at Emulator Link Up**

<b>Register</b>	<b>Emulator at Link Up</b>
R0 to R14	H'00000000
R15 (SP)	H'A0000000
R0_BANK to R7_BANK	H'00000000
PC	H'A0000000
SR	H'700000F0
GBR	H'00000000
VBR	H'00000000
MACH	H'00000000
MACL	H'00000000
PR	H'00000000
SPC	H'00000000
SSR	H'000000F0
RS	H'00000000
RE	H'00000000
MOD	H'00000000
A0G, A1G	H'00000000
A0, A1	H'00000000
X0, X1	H'00000000
Y0, Y1	H'00000000
M0, M1	H'00000000
DSR	H'00000000

2. The emulator uses the H-UDI; do not access the H-UDI.

### 3. Low-Power States (Sleep, Software Standby, and Module Standby)

For low-power consumption, the SH7721 has sleep, software standby, and module standby states.

The sleep, software standby, and module standby states are switched using the SLEEP instruction. When the emulator is used, only the sleep state can be cleared with either the normal clearing function or with the [STOP] button, and a break will occur.

Note: The memory must not be accessed or modified in low-power state using the SLEEP instruction.

### 4. Reset Signals

The SH7721 reset signals are only valid during emulation started with clicking the GO or STEP-type button. If these signals are enabled on the user system in command input wait state, they are not sent to the SH7721.

Note: Do not break the user program when the /RESETP, /BREQ, or /WAIT signal is being low. A TIMEOUT error will occur. If the /WAIT or /BREQ signal is fixed to low during break, a TIMEOUT error will occur at memory access.

### 5. Direct Memory Access Controller (DMAC)

The DMAC operates even when the emulator is used. When a data transfer request is generated, the DMAC executes DMA transfer.

### 6. Memory Access during User Program Execution

When a memory is accessed from the memory window, etc. during user program execution, the user program is resumed after it has stopped in the emulator to access the memory.

Therefore, realtime emulation cannot be performed.

The stopping time of the user program is as follows:

Environment:

Host computer: 800 MHz (Pentium® III)

SH7721: 60 MHz (CPU clock)

JTAG clock: 10 MHz (TCK clock)

When a one-byte memory is read from the command-line window, the stopping time will be about 45 ms.

### 7. Memory Access during User Program Break

The emulator can download the program for the flash memory area (refer to section 6.22, Download Function to the Flash Memory Area, in the SuperH™ Family E10A-USB Emulator User's Manual). Other memory write operations are enabled for the RAM area. Therefore, an operation such as memory write or BREAKPOINT should be set only for the RAM area.

## 8. Cache Operation during User Program Break

When cache is enabled, the emulator accesses the memory by the following methods:

- At memory write: Writes through the cache, then writes to the memory.
- At memory read: Does not change the cache write mode that has been set.

Therefore, when memory read or write is performed during user program break, the cache state will be changed.

## 9. Ports J and L

The AUD and H-UDI pins are multiplexed as shown in table 2.2.

**Table 2.2 Multiplexed Functions**

Port	Function 1	Function 2
J	PTJ6 input/output (port) *2	AUDCK (AUD)
J	PTJ5 input/output (port) *1	/ASEBRKAK (H-UDI)
J	PTJ4 input/output (port) *2	AUDATA3 (AUD)
J	PTJ3 input/output (port) *2	AUDATA2 (AUD)
J	PTJ2 input/output (port) *2	AUDATA1 (AUD)
J	PTJ1 input/output (port) *2	AUDATA0 (AUD)
J	PTJ0 input/output (port) *2	/AUDSYNC (AUD)
L	PTL7 input/output (port) *1	/TRST (H-UDI)
L	PTL6 input/output (port) *1	TMS (H-UDI)
L	PTL5 input/output (port) *1	TDO (H-UDI)
L	PTL4 input/output (port) *1	TDI (H-UDI)
L	PTL3 input/output (port) *1	TCK (H-UDI)

Notes: 1. Function 1 cannot be used when the emulator is used.

2. When the AUD trace is enabled, the emulator changes settings so that function 2 is forcibly used.

## 10. UBC

When [User] is specified in the [UBC mode] list box in the [Configuration] dialog box, the UBC can be used in the user program.

Do not use the UBC in the user program because it is used by the emulator when [EML] is specified in the [UBC mode] list box in the [Configuration] dialog box.

## 11. Memory Access during Break

In the enabled MMU, when a memory is accessed and a TLB error occurs during break, it can be selected whether the TLB exception is controlled or the program jumps to the user exception handler in [TLB Mode] in the [Configuration] dialog box. When [TLB miss exception is enable] is selected, a Communication Timeout error will occur if the TLB exception handler does not operate correctly. When [TLB miss exception is disable] is selected, the program does not jump to the TLB exception handler even if a TLB exception occurs. Therefore, if the TLB exception handler does not operate correctly, a Communication Timeout error will not occur but the memory contents may not be correctly displayed.

## 12. Loading Sessions

Information in [JTAG clock] of the [Configuration] dialog box cannot be recovered by loading sessions. Thus the TCK value will be as follows:

- When HS0005KCU01H or HS0005KCU02H is used: TCK = 5 MHz

## 13. [IO] Window

- Display and modification

Do not change values of the User Break Controller because it is used by the emulator when [EML] is specified in the [UBC mode] list box in the [Configuration] dialog box.

For each watchdog timer register, there are two registers to be separately used for write and read operations.

**Table 2.3 Watchdog Timer Register**

Register Name	Usage	Register
WTCSR(W)	Write	Watchdog timer control/status register
WTCNT(W)	Write	Watchdog timer counter
WTCSR(R)	Read	Watchdog timer control/status register
WTCNT(R)	Read	Watchdog timer counter

- The watchdog timer operates only when the user program is executed. Do not change the value of the frequency change register in the [IO] window or [Memory] window.



- The internal I/O registers can be accessed from the [IO] window. However, note the following when accessing the SDMR register of the bus-state controller. Before accessing the SDMR register, specify addresses to be accessed in the I/O-register definition file (SH7721.IO) and then activate the High-performance Embedded Workshop. After the I/O-register definition file is created, the MPU's specification may be changed. If each I/O register in the I/O-register definition file differs from addresses described in the hardware manual, change the I/O-register definition file according to the description in the hardware manual. The I/O-register definition file can be customized depending on its format. Note that, however, the emulator does not support the bit-field function.
- Verify  
In the [IO] window, the verify function of the input value is disabled.

#### 14. Illegal Instructions

If illegal instructions are executed by STEP-type commands, the emulator cannot go to the next program counter.

## **2.2 Specific Functions for the Emulator when Using the SH7721 Series**

In the SH7721 series, a reset must be input when the emulator is activated. Do not use the activation method described in section 3.11 in the SuperH™ Family E10A-USB Emulator User's Manual.

### **2.2.1 Break Condition Functions**

In addition to BREAKPOINT functions, the emulator has Break Condition functions. Three types of conditions can be set under Break Condition 1, 2, 3. Table 2.4 lists these conditions of Break Condition.

**Table 2.4 Types of Break Conditions**

<b>Break Condition Type</b>	<b>Description</b>
Address bus condition (Address)	Breaks when the SH7721 address bus value or the program counter value matches the specified value.
Data bus condition (Data)	Breaks when the SH7721 data bus value matches the specified value. Byte, word, or longword can be specified as the access data size.
X-Bus or Y-Bus condition (Address and data)	Breaks when the X-Bus or Y-Bus address bus or data bus matches the specified value.
Bus state condition (Bus State)	<p>There are two bus state condition settings:</p> <p>Read/Write condition: Breaks when the SH7721 RD or RDWR signal level matches the specified condition.</p> <p>Bus state condition: Breaks when the operating state in an SH7721 bus cycle matches the specified condition.</p> <p>Types of buses that can be specified are listed below.</p> <ul style="list-style-type: none"> <li>• L-bus (CPU-ALL): Indicates an instruction fetch and data access, including a hit to the cache memory.</li> <li>• L-bus (CPU-Data): Indicates a data access by the CPU, including a hit to the cache memory.</li> <li>• I-bus (CPU.DMA): Indicates a CPU cycle when the cache memory is not hit, and a data access by the DMA.</li> </ul>
Internal I/O break condition	Breaks when the SH7721 accesses the internal I/O.
LDTLB instruction break condition	Breaks when the SH7721 executes the LDTLB instruction.
Count	Breaks when the conditions set are satisfied the specified number of times.

Note: When U-RAM or X/Y-RAM is accessed from the P0 space, the I-bus must be selected, and when accessed from the P2 space, the L-bus must be selected. When cache fill cycle is acquired, the I-bus must be selected.

Table 2.5 lists the combinations of conditions that can be set under Break Condition 1, 2, 3.

**Table 2.5 Dialog Boxes for Setting Break Conditions**

Dialog Box	Type						
	Address Bus Condition (Address)	Data Bus Condition (Data)	ASID Condition (ASID)	Bus State Condition (Bus Status)	Count Condition (Count)	Internal I/O Break	LDTLB Instruction Break
[Break Condition 1] dialog box	O	O	O	O	O	X	X
[Break Condition 2] dialog box	O	X	O	O	X	X	X
[Break Condition 3] dialog box	X	X	X	X	X	O	O

Notes: 1. O: Can be set in the dialog box.

X: Cannot be set in the dialog box.

2. For Break Condition 2, X-bus and Y-bus conditions cannot be specified.

## 2.2.2 Trace Functions

The emulator supports the trace functions listed in table 2.6.

**Table 2.6 Trace Functions**

Function	Internal Trace	AUD Trace
Branch trace	Supported (eight branches)	Supported
Range memory access trace	Not supported	Supported
Software trace	Not supported	Supported

Table 2.7 shows the type numbers that the AUD function can be used.

**Table 2.7 Type Number and AUD Function**


Type Number	AUD Function
HS0005KCU01H	Not supported
HS0005KCU02H	Supported

**AUD Trace Functions:** This function is operational when the AUD pin of the device is connected to the emulator. Table 2.8 shows the AUD trace acquisition mode that can be set in each trace function.

**Table 2.8 AUD Trace Acquisition Mode**

<b>Type</b>	<b>Mode</b>	<b>Description</b>
Continuous trace occurs	Realtime trace	When the next branch occurs while the trace information is being output, all the information may not be output. The user program can be executed in realtime, but some trace information will be lost.
	Non realtime trace	When the next branch occurs while the trace information is being output, the CPU stops operations until the information is output. The user program is not executed in realtime.
Trace buffer full	Trace continue	This function overwrites the latest trace information to store the oldest trace information.
	Trace stop	After the trace buffer becomes full, the trace information is no longer acquired. The user program is continuously executed.

To set the AUD trace acquisition mode, click the [Trace] window with the right mouse button and select [Setting] from the pop-up menu to display the [Acquisition] dialog box. The AUD trace acquisition mode can be set in the [AUD mode1] or [AUD mode2] group box in the [Trace mode] page of the [Acquisition] dialog box.



**Figure 2.1 [Trace mode] Page**


When the AUD trace function is used, select the [AUD function] radio button in the [Trace type] group box of the [Trace mode] page.

(a) Branch Trace Function

The branch source and destination addresses and their source lines are displayed.

Branch trace can be acquired by selecting the [Branch trace] check box in the [AUD function] group box of the [Trace mode] page.

The branch type can be selected in the [AUD Branch trace] page.



**Figure 2.2 [AUD Branch trace] Page**


(b) Window Trace Function

Memory access in the specified range can be acquired by trace.

Two memory ranges can be specified for channels A and B. The read, write, or read/write cycle can be selected as the bus cycle for trace acquisition.

[Setting Method]

- (i) Select the [Channel A] and [Channel B] check boxes in the [AUD function] group box of the [Trace mode] page. Each channel will become valid.
- (ii) Open the [Window trace] page and specify the bus cycle and memory range that are to be set for each channel.



**Figure 2.3 [Window trace] Page**

Notes: 1. When the [L-bus] or [I-bus] radio button is selected, the following bus cycles will be traced.

- L-bus: A bus cycle generated by the CPU is acquired. A bus cycle is also acquired when the cache has been hit.
- I-bus: A bus cycle generated by the CPU or DMA is acquired. A bus cycle is not acquired when the cache has been hit. The address information acquired by the I-bus is 28 bits and the upper 4 bits are displayed as '\*'. The source cannot be displayed in the [Trace] window.

When X/Y-RAM is accessed from the P0 space, the I-bus must be selected, and when accessed from the P2 space, the L-bus must be selected. When a cache fill cycle is acquired, I-bus must be selected.

2. Address setting when X/Y-bus is selected

To trace both the X/Y-bus when the X/Y-bus is accessed at the same time, the X-bus condition must be set in channel A, and the Y-bus condition must be set in channel B.



### (c) Software Trace Function

Note: This function can be supported with SHC/C++ compiler (manufactured by Renesas Technology Corp.; including OEM and bundle products) V7.0 or later.

When a specific instruction is executed, the PC value at execution and the contents of one general register are acquired by trace. Describe the Trace(x) function (x is a variable name) to be compiled and linked beforehand. For details, refer to the SHC manual.

When the load module is downloaded on the target system and is executed while a software trace function is valid, the PC value that has executed the Trace(x) function, the general register value for x, and the source lines are displayed.

To activate the software trace function, select the [Software trace] check box in the [AUD function] group box of the [Trace mode] page.

#### Notes on AUD Trace:

1. When the trace display is performed during user program execution, the mnemonics, operands, or source is not displayed.
2. The AUD trace function outputs the differences between newly output branch source addresses and previously output branch source addresses. The window trace function outputs the differences between newly output addresses and previously output addresses. If the previous branch source address is the same as the upper 16 bits, the lower 16 bits are output. If it matches the upper 24 bits, the lower 8 bits are output. If it matches the upper 28 bits, the lower 4 bits are output.  
The emulator regenerates the 32-bit address from these differences and displays it in the [Trace] window. If the emulator cannot display the 32-bit address, it displays the difference from the previously displayed 32-bit address.
3. If the 32-bit address cannot be displayed, the source line is not displayed.
4. In the emulator, when multiple loops are performed to reduce the number of AUD trace displays, only the IP counts up.
5. In the emulator, the maximum number of trace displays is 65534 lines (32767 branches). However, the maximum number of trace displays differs according to the AUD trace information to be output. Therefore, the above pointers cannot be always acquired.
6. The AUD trace acquisition is not available when [User] is selected in the [UBC mode] list box of the [Configuration] dialog box. In this case, close the [Trace] window.
7. Do not use the AUD full-trace mode for the VIO function.
8. If a completion-type exception occurs during exception branch acquisition, the next address to the address in which an exception occurs is acquired.

**Internal Trace Function:** This function is activated by selecting the [Internal trace] radio button in the [Trace type] group box of the [Trace mode] page. This function traces and displays the branch instructions. The branch source address and branch destination address for the eight latest branch instructions are displayed. See figure 2.1, [Trace mode] Page.

Notes: 1. If an interrupt is generated at the program execution start or end, including a step operation, the emulator address may be acquired. In such a case, the following message will be displayed. Ignore this address because it is not a user program address.

\*\*\* EML \*\*\*

2. If a completion-type exception occurs during exception branch acquisition, the next address to the address in which an exception occurs is acquired.
3. Trace information cannot be acquired for the following branch instructions:
  - The BF and BT instructions whose displacement value is 0
  - Branch to H'A0000000 by reset
4. The internal trace acquisition is not available when [User] is selected in the [UBC mode] list box of the [Configuration] dialog box. In this case, close the [Trace] window.

### 2.2.3 Notes on Using the JTAG (H-UDI) Clock (TCK) and AUD Clock (AUDCK)

1. Set the JTAG clock (TCK) frequency to lower than the frequency of the SH7721 peripheral module clock (CKP).
2. Set the AUD clock (AUDCK) frequency to 50 MHz or lower. If the frequency is higher than 50 MHz, the emulator will not operate normally.

### 2.2.4 Notes on Setting the [Breakpoint] Dialog Box

1. When an odd address is set, the next lowest even address is used.
2. A BREAKPOINT is accomplished by replacing instructions of the specified address. Accordingly, it can be set only to the internal RAM area. However, a BREAKPOINT cannot be set to the following addresses:
  - An area other than CS0 to CS6 and the internal RAM
  - An instruction in which Break Condition 2 is satisfied
  - A slot instruction of a delayed branch instruction
  - An area that can be only read by MMU
3. During step operation, BREAKPOINTS are disabled.
4. Conditions set at Break Condition 2 are disabled when an instruction to which a BREAKPOINT has been set is executed. Do not set a BREAKPOINT to an instruction in which Break Condition 2 is satisfied.

5. When execution resumes from the address where a BREAKPOINT is specified, single-step operation is performed at the address before execution resumes. Therefore, realtime operation cannot be performed.
6. When a BREAKPOINT is set to the slot instruction of a delayed branch instruction, the PC value becomes an illegal value. Accordingly, do not set a BREAKPOINT to the slot instruction of a delayed branch instruction.
7. When a BREAKPOINT is set to the cacheable area, the cache block containing the BREAKPOINT address is filled immediately before and after user program execution.
8. Note on DSP repeat loop:  
A BREAKPOINT is equal to a branch instruction. In some DSP repeat loops, branch instructions cannot be set. For these cases, do not set BREAKPOINTS. Refer to the hardware manual of the target MPU for details.
9. When the [Normal] option is selected in the [Memory area] group box in the [General] page of the [Configuration] dialog box, a BREAKPOINT is set to a physical address or a virtual address according to the SH7721 MMU status during command input when the VPMAP\_SET command setting is disabled. The ASID value of the SH7721 PTEH register during command input is used. When VPMAP\_SET command setting is enabled, a BREAKPOINT is set to a physical address into which address translation is made according to the VP\_MAP table. However, for addresses out of the range of the VP\_MAP table, the address to which a BREAKPOINT is set depends on the SH7721 MMU status during command input. Even when the VP\_MAP table is modified after BREAKPOINT setting, the address translated when the BREAKPOINT is set valid.
10. When the [Physical] option is selected in the [Memory area] group box in the [General] page of the [Configuration] dialog box, a BREAKPOINT is set to a physical address. A BREAKPOINT is set after disabling the SH7721 MMU upon program execution. After setting, the MMU is returned to the original state. When a break occurs at the corresponding virtual address, the cause of termination displayed in the status bar and the [Output] window is ILLEGAL INSTRUCTION, not BREAKPOINT.
11. When the [Virtual] option is selected in the [Memory area] group box in the [General] page of the [Configuration] dialog box, a BREAKPOINT is set to a virtual address. A BREAKPOINT is set after enabling the SH7721 MMU upon program execution. After setting, the MMU is returned to the original state. When an ASID value is specified, the BREAKPOINT is set to the virtual address corresponding to the ASID value. The emulator sets the BREAKPOINT after rewriting the ASID value to the specified value, and returns the ASID value to its original value after setting. When no ASID value is specified, the BREAKPOINT is set to a virtual address corresponding to the ASID value at command input.
12. An address (physical address) to which a BREAKPOINT is set is determined when the BREAKPOINT is set. Accordingly, even if the VP\_MAP table is modified after BREAKPOINT setting, the BREAKPOINT address remains unchanged. When a

BREAKPOINT is satisfied with the modified address in the VP\_MAP table, the cause of termination displayed in the status bar and the [Output] window is ILLEGAL INSTRUCTION, not BREAKPOINT.

13. If an address of a BREAKPOINT cannot be correctly set in the ROM or flash memory area, a mark ● will be displayed in the [BP] area of the address on the [Source] or [Disassembly] window by refreshing the [Memory] window, etc. after Go execution. However, no break will occur at this address. When the program halts with the break condition, the mark ● disappears.

### **2.2.5 Notes on Setting the [Break Condition] Dialog Box and the BREAKCONDITION\_SET Command**

1. When [Go to cursor], [Step In], [Step Over], or [Step Out] is selected, the settings of Break Condition 2 are disabled.
2. Break Condition 2 is disabled when an instruction to which a BREAKPOINT has been set is executed. Accordingly, do not set a BREAKPOINT to an instruction which satisfies Break Condition 2.
3. When a Break Condition is satisfied, emulation may stop after two or more instructions have been executed.
4. If a PC break address condition is set to the slot instruction after a delayed branch instruction, user program execution cannot be terminated before the slot instruction execution; execution stops before the branch destination instruction.
5. Break Condition 1,2 is used as the measurement range in the performance measurement function when [PA-1 start point] and [PA-1 end point] are displayed on the [Action] part in the [Break condition] sheet of the [Eventpoint] window. This applies when the Break Condition is displayed with the BREAKCONDITION\_DISPLAY command in the command-line function. In this case, a break does not occur when Break Condition 1,2 is satisfied.
6. A break will not occur with the execution counts specified on the execution of the multi-step instruction.

### **2.2.6 Note on Setting the UBC\_MODE Command**

In the [Configuration] dialog box, if [User] is set while the [UBC mode] list box has been set, the STEP-type commands that use Break Condition 2 for implementation cannot be used.

## 2.2.7 Performance Measurement Function

The emulator supports the performance measurement function.

### 1. Setting the performance measurement conditions

To set the performance measurement conditions, use the [Performance Analysis] dialog box and the PERFORMANCE\_SET command. When any line on the [Performance Analysis] window is clicked with the right mouse button, the popup menu is displayed and the [Performance Analysis] dialog box is displayed by selecting [Setting].


Note: For the command line syntax, refer to the online help.

#### (a) Specifying the measurement start/end conditions

The measurement start/end conditions are specified in the [Mode] drop-down list box in the [Performance Analysis] dialog box. Three conditions can be set as shown in table 2.9.

**Table 2.9 Conditions Specified in [Mode]**

<b>Item</b>	<b>Description</b>
Normal break	Measurement is started by executing a program and ended when a break condition is satisfied.
Break Condition 1 -> 2	Measurement is started from the satisfaction of the condition set in Break Condition 1 to the satisfaction of the condition set in Break Condition 2.
Break Condition 2 -> 1	Measurement is started from the satisfaction of the condition set in Break Condition 2 to the satisfaction of the condition set in Break Condition 1.



**Figure 2.4 [Performance Analysis] Dialog Box**

(b) Measurement range

One of the following ranges can be specified. This depends on the item selected for [Mode] in the [Performance Analysis] dialog box.

1. From the start to the end of the user program execution (When Normal Break is selected for [Mode])
2. From the satisfaction of the condition set in Break Condition 1 to the satisfaction of the condition set in Break Condition 2 (When Break condition 1->2 is selected for [Mode])
3. From the satisfaction of the condition set in Break Condition 2 to the satisfaction of the condition set in Break Condition 1 (When Break condition 2->1 is selected for [Mode])

(In the second and third ranges, [PA-1 start point] and [PA-1 end point] are displayed on the [Action] part in the [Break condition] sheet of the [Eventpoint] window.)

For measurement tolerance,

- The measured value includes tolerance.
- Tolerance will be generated before or after a break.

For details, see table 2.11.

- Notes:
1. When the second and third ranges are specified, execute the user program after the measurement start condition is set to Break Condition 1 (or Break Condition 2) and the measurement end condition to Break Condition 2 (or Break Condition 1).
  2. Step operation is not possible when Break condition 1->2 or Break condition 2->1 is selected for the PERFORMANCE\_SET command or in [Mode] of the [Performance Analysis] dialog box.
  3. When Break condition 1->2 or Break condition 2->1 is selected in [Mode] of the [Performance Analysis] dialog box, specify one or more items for measurement. When there is no item, the error message “Measurement item does not have specification. Please set up a measurement item.” will be displayed. When no item is specified for the PERFORMANCE\_SET command, the settings of Break condition 1->2 or Break condition 2->1 will be an error.

(c) Measurement item

Items are measured with [Channel 1 to 4] in the [Performance Analysis] dialog box. Maximum four conditions can be specified at the same time. Table 2.10 shows the measurement items (Options in table 2.10 are parameters for <mode> of the PERFORMANCE\_SET command. They are displayed for CONDITION in the [Performance Analysis] window).

**Table 2.10 Measurement Item**

<b>Selected Name</b>	<b>Option</b>
Disabled	None
Elapsed time	AC
Number of execution states	VS
Branch instruction counts	BT
Number of execution instructions	I
DSP-instruction execution counts	DI (Devices incorporating the DSP function can only be measured.)
Instruction/data conflict cycle	MAC
Other conflict cycles than instruction/data	OC
Exception/interrupt counts	EA
Data-TLB miss cycle	MTS (Devices incorporating the MMU function can only be measured.)
Instruction-TLB miss cycle	ITS (Devices incorporating the MMU function can only be measured.)
Interrupt counts	INT
Number of BL=1 instructions	BL1
Number of MD=1 instructions	MD1
Instruction cache-miss counts	IC
Data cache-miss counts	DC
Instruction fetch stall	IF
Data access stall	DA
Instruction cache-miss stall	ICS
Data cache-miss stall	DCS
Cacheable access stall	CS
X/Y-RAM access stall	XYS (Devices incorporating the X/Y memory can only be measured.)
URAM access stall	US (Devices incorporating the U memory can only be measured.)
Instruction/data access stall cycle	MA
Other access cycles than instruction/data	NMA
Non-cacheable area access cycle	NCC
Non-cacheable area instruction access cycle	NCI



**Table 2.10 Measurement Item (cont)**

<b>Selected Name</b>	<b>Option</b>
Non-cacheable area data access cycle	NCD
Cacheable area access cycle	CC
Cacheable area instruction access cycle	CIC
Cacheable area data access cycle	CDC
Access counts other than instruction/data	NAM
Non-cacheable area access counts	NCN
Non-cacheable area instruction access counts	NCIN
Non-cacheable area data access counts	NCDN
Cacheable area access counts	CN
Cacheable area instruction access counts	CIN
Cacheable area data access counts	CDN

Each measurement condition is also counted when conditions in table 2.11 are generated.

**Table 2.11 Performance Measurement Conditions to be Counted**

<b>Measurement Condition</b>	<b>Notes</b>
No caching due to the settings of TLB cacheable bit	Counted for accessing the cacheable area.
Cache-on counting	Accessing the non-cacheable area is counted less than the actual number of cycles and counts. Accessing the cacheable, X/Y-RAM, and U-RAM areas is counted more than the actual number of cycles and counts.
Branch count	The counter value is incremented by 2. This means that two cycles are valid for one branch.

Notes: 1. In the non-realtime trace mode of the AUD trace, normal counting cannot be performed because the generation state of the stall or the execution cycle is changed.

2. Since the clock source of the counter is the CPU clock, counting also stops when the clock halts in the sleep mode.

2. Displaying the measured result

The measured result is displayed in the [Performance Analysis] window or the PERFORMANCE\_ANALYSIS command with hexadecimal (32 bits).

Note: If a performance counter overflows as a result of measurement, “\*\*\*\*\*” will be displayed.

### 3. Initializing the measured result

To initialize the measured result, select [Initialize] from the popup menu in the [Performance Analysis] window or specify INIT with the PERFORMANCE\_ANALYSIS command.

---

**SuperH™ Family E10A-USB Emulator  
Additional Document for User's Manual  
Supplementary Information on Using the SH7721 Series**

Publication Date: Rev.1.00, November 19, 2007  
Published by: Sales Strategic Planning Div.  
Renesas Technology Corp.  
Edited by: Customer Support Department  
Global Strategic Communication Div.  
Renesas Solutions Corp.

Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

---



## RENESAS SALES OFFICES

<http://www.renesas.com>

Refer to "<http://www.renesas.com/en/network>" for the latest and detailed information.

### **Renesas Technology America, Inc.**

450 Holger Way, San Jose, CA 95134-1368, U.S.A  
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

### **Renesas Technology Europe Limited**

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.  
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

### **Renesas Technology (Shanghai) Co., Ltd.**

Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120  
Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

### **Renesas Technology Hong Kong Ltd.**

7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong  
Tel: <852> 2265-6688, Fax: <852> 2730-6071

### **Renesas Technology Taiwan Co., Ltd.**

10th Floor, No.99, Fushing North Road, Taipei, Taiwan  
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

### **Renesas Technology Singapore Pte. Ltd.**

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632  
Tel: <65> 6213-0200, Fax: <65> 6278-8001

### **Renesas Technology Korea Co., Ltd.**

Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea  
Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

### **Renesas Technology Malaysia Sdn. Bhd**

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia  
Tel: <603> 7955-9390, Fax: <603> 7955-9510



SuperH™ Family E10A-USB Emulator  
Additional Document for User's Manual  
Supplementary Information on  
Using the SH7721 Series



Renesas Technology Corp.

2-6-2, Ote-machi, Chiyoda-ku, Tokyo, 100-0004, Japan