

Chapter 6 External Interrupts Controller

FIPSOC User's Manual



External Interrupts Controller

Overview

The Field Programmable System On Chip (FIPSOC) constitutes a new concept in system integration. It provides the user with the possibility of integrating a microprocessor core along with programmable digital and analog cells within the same integrated circuit. This chip can be considered as a large granularity FPGA with a FPAA (Field Programmable Analog Array) and a built-in microprocessor core that does not only act as a general purpose processing element, but also configures the programmable cells and their interconnections. Therefore, there is a strong interaction between hardware and software as long as signal values and configuration data within the programmable cells are accessible from microprocessor programs.

This chapter describes the interrupt controller added to the external interrupts service circuitry of the builtin 8051. This block is used to extend the two available external interrupt sources in the standard mP8051 to all the on-chip subsystems of the FIPSOC. Thus, a full interrupt service interface has been customized and integrated in the FIPSOC chip.

The control logic for each external interrupt input is duplicated so the same interrupt sources are available for each input. Masks are different for each duplicated input and in fact this is a convenient way to specify relative priorities between two interrupt sources.

There are nine interrupt sources, independently masked for each interrupt input. Each one may be inverted, so both low and high levels and rising and falling transitions are allowed.

Multiple interrupt vectors are also supported. In normal operation, the interrupt vector is unique for each one of the two external interrupt inputs. The *External Interrupt Controller (EIC* block) provides an enhanced multiple interrupt vector mode which selects the interrupt vector from a user-defined table of registers.

1. Interrupt System Description

The interrupts service system of the on-chip core of the 8051 keeps the same interrupt requesting system of the original 8051, even though there has been integrated an external interrupt controller to expand the limit of two external interrupt sources allowed by the original 8051 (see figure 1.1). These sources may be grouped into two:

- Interrupts generated by the on-chip subsystems,
- Custom interrupts generated in the Programmable Logic Block




Fig. 1.1: Block Diagram of the Interrupt System

1.1. 8051 Interrupt Service Routine

The mP8051 provides five interrupt sources with two priority levels (as shown in figure 1.2):

✓ The 8051 external interrupts can each be either level-activated or transition-activated, depending on bits IT0 and IT1 in register TCON. The flags that actually generate these interrupts are bits IE0 and IE1 of TCON. The interrupt flag is cleared a) by the hardware, when the service routine is vectored to, only if the interrupt was transitionactivated; b) by the external requesting source (which controls the request flag), if the interrupt was level-activated.



- ✓ Timer0 and Timer1 interrupts are generated by bits TF0 and TF1, which are set by the rollover in their respective timer/counter registers. The interrupt flag is cleared by the on-chip hardware when the service routine is vectored to.
- ✓ The Serial Port Interrupt is generated by the logical OR of RI and TI. Neither of these flags is cleared by hardware when the service routine is vectored to.




Fig. 1.2: mP8051 Interrupt Sources

All the bits that generate interrupts can be set or cleared by software, with the same result as though it had been set or cleared by hardware.

Each of these interrupt sources may be individually enabled or disabled. The 8051 also provides a global disable bit which disables all interrupts at once.

Each interrupt source can also be individually programmed to one of two priority levels by setting or clearing a bit on the register located in **\$B8** of the SFR map. A lower-priority interrupt can itself be interrupted by a higher-priority interrupt, but no t by a lower-priority interrupt. If request of the same priority level are received simultaneously, an internal polling sequence determines which request is serviced (see Microprocessor Document for further information)

1.2. External Interrupts Controller

An interrupt controller block to complement the interrupt system of the built-in 8051 has been inergrated. This controller expands to nine the number of interrupt sources connected to the interrupt system. Therefor, different subsystems would be able to request a hardware interrupt in the microprocessor

The 8051 core can be externally interrupted by one of the nine new interrupt sources through any of the external interrupt inputs; that is, hardware for both interrupt inputs has been duplicated to provide higher flexibility. The interrupt sources are described in table 1.1. Note that one of the sources can only interrupt theshare the same interrupt

	Source	Description		
Priority within level	PLLint	PLL stabilization (highest priority)		
	HW1/COM	Programmable Hardware interrupt #1 / Serial Communication Block Interrupt		
ithir	CKint	Clock Generation Block: clock stop		
y w	HW2	Programmable Hardware interrupt #2		
orit	DBGint	Software breakpoints		
Pri	HW3	Programmable Hardware interrupt #3		
¥	HW4	Programmable Hardware interrupt #5		
	CABint	End of Conversion of the ADCs		
Table 1.1: Interrupt Sources				

Table 1.1: Interrupt Sources

Each interrupt signal is connected to the internal channels of the *External Interrupt Controller* Block. The output of these channels is connected to the external interrupt inputs (INTO and INT1) of the mP8051.

All the signals may be independently inverted and masked in each channel. A priority circuitry is provided to solve simultaneous request conflicts between different sources. Figure 1.3 schematically shows the block diagram of the *External Interrupt Controller*.




Fig. 1.3: Block Diagram of the EIC Block

Both channels of the *EIC* Block are independently controlled (they have separate registers): mask and polarity registers are duplicated. Only the *Interrupt Status Register* is not available on each channel, since this register is the logical OR of the *Temporal Status Register* (*TSR0* and *TSR1*) of the channels (as depicted from figure 1.3).

Signal HW1 in channel #0 has a double function: if its corresponding bit in the mask register is set, the Programmable Hardware Interrupt 1 is selected: otherwise, *Serial Communication Block Interrupt* is selected.



Finally, an enhanced mode is provided from the *External Interrupt Controller* Block. This mode supports multiple interrupt vectors for the 8051 external interrupt sources. That is, only one interrupt vector each external interrupt input is provided by the on-circuitry when the interrupt routine is called. If the enhanced mode is disabled, the programmer would have to identify which of the nine new sources has caused the interrupt. This mode is called normal or basic mode.

In the enhanced mode, a user-definable vector table is provided (located in the SFR map of the 8051), and no action from the programmer is needed, since the interface selects the corresponding vector. This operation is totally transparent to the mP8051 as long as the register is multiplexed via hardware. The corresponding flag in the Interrupt Status Register is also cleared when the service routine is vectored to, only if the interrupt was transition-activated.

2. EIC Block Registers

The Global Interrupt system of the FIPSOC is controlled using registers located in the SFR map. These registers can be divided into three groups:

- ✓ Original 8051 registers used to control the on-core interrupt system of the 8051 (see Microprocessor Document),
- ✓ *EIC* Registers used to control this block. The registers are: two mask and two polarity registers (one pair for each channel) used to control each interrupt source signal, and the *Interrupt Status Register* from which information is obtained.
- ✓ Interrupt related Registers included in the different subsystems of the FIPSOC. These registers are explained in their corresponding Documents (*Configurable Analog Block Document, Software Debugging Block Document, Clock Generation Block Document, and PL Block Document)*.

The SFR used to control the *External Interrupt Controller* Block are described below:

PLL Interrupt	Vector	(h0000 afte	r Reset)
1	100101	1.1000000000	1.00000)

Address	Name	Byte	Description
\$A5,\$A4	VPLL		PLL Interrupt Vector. Pseudovector used when extended interrupt mode is enabled (INTM = 1), external interrupt and PLLint are enabled and an Interrupt from PLL happens.
	\$A4	VPLLL	PLL Interrupt Vector Low Byte
	\$A5	VPLLH	PLL Interrupt Vector High Byte

System Control Register 3 (h02 after Reset, 12x8 device)

Address	Name	Bit	Description
\$9B	RG3		System Control Register 3
		RG3.7	
		RG3.6	
		RG3.5	
		RG3.4	
		RG3.3	
	INTM	RG3.2	Interrupt mode. If 1, extended interrupt vectors mode is entered, if 0, basic 8051- interrupt mode is selected
	CM1	RG3.1	External Memory Compatible map bit 1
	CM0	RG3.0	External Memory Compatible map bit 0

Programmable Hardware vector 1 (h0000 after Reset)

Address	Name	Byte	Description
\$A7,\$A6	VHW1		 HW Interrupt Vector 1 Pseudovector used when extended interrupt mode is enabled (INTM = 1), external interrupt is enabled and a) a) HW1int are enabled and an Interrupt from the PLblock happens; or b) HW1int is disabled, BOOTint is enabled and an the communication system produce
	\$A6	VHW1L	HW1 Interrupt Vector Low Byte
	\$A7	VHW1H	HW1 Interrupt Vector High Byte

Clock Interrupt Vector (h0000 after Reset)

Address	Name	Byte	Description
\$AD,\$AC	VCLK		CLK Interrupt Vector. Pseudovector used when extended interrupt mode is enabled (INTM = 1), external interrupt and CLKint are enabled and clocks are frozen, either by software or hardware
	\$AC	VCLKL	CLK Interrupt Vector Low Byte
	\$AD	VCLKH	CLK Interrupt Vector High Byte

Programmable Hardware vector 2 (h0000 after Reset)

Address	Name	Byte	Description
\$AF,\$AE	VHW2		HW2 Interrupt Vector. Pseudovector used when extended interrupt mode is enabled (INTM = 1), external interrupt and HW2int are enabled and an Interrupt from the PLblock happens through HW2INT input.
	\$AE	VHW2L	HW2 Interrupt Vector Low Byte
	\$AF	VHW2H	HW2 Interrupt Vector High Byte



SW Breakpoints Interrupt Vector (h0000 after Reset)

Address	Name	Byte	Description
\$B5,\$B4	VDBG		DEBUG Interrupt Vector. Pseudovector used when extended interrupt mode is enabled (INTM = 1), external interrupt and DBGint are enabled and a memory location is debbuged (a breakpoint is reached).
	\$B4	VDBGL	DBG Interrupt Vector Low Byte
	\$B5	VDBGH	DBG Interrupt Vector High Byte

Programmable Hardware vector 3 (h0000 after Reset)

Address	Name	Byte	Description
\$B7,\$B6	VHW3		HW3 Interrupt Vector. Pseudovector used when extended interrupt mode is enabled (INTM = 1), external interrupt and HW3int are enabled and an Interrupt from the Plblock happens through HW3INT input.
	\$B6	VHW3L	HW3 Interrupt Vector Low Byte
	\$B7	VHW3H	HW3 Interrupt Vector High Byte

Programmable Hardware vector 4 (h0000 after Reset)

Address	Name	Byte	Description
\$BD,\$BC	VHW4		HW4 Interrupt Vector. Pseudovector used when extended interrupt mode is enabled, external interrupt and HW4int are enabled and an Interrupt from the PLblock happens through HW4INT input.
	\$BC	VHW4L	HW4 Interrupt Vector Low Byte
	\$BD	VHW4H	HW4 Interrupt Vector High Byte

End of Conversion Interrupt Vector (h0000 after Reset)

Address	Name	Byte	Description
\$BF,\$BE	VANA		Analog Interrupt Vector. Pseudovector used when extended interrupt mode is enabled (INTM = 1), external interrupt and analog inerrupt enabled and an A-D conversion is finished.
	\$BE	VANAL	Analog Interrupt Vector Low Byte
	\$BF	VANAH	Analog Interrupt Vector High Byte

Semiconductor Design Solutions

Extended Interrupt Mask Register 0 (h00 after Reset)

Address	Name	Bit	Description
\$C0	EIMR0		Extended Interrupt Mask
			Register for External
			Interrupt 0. A 0 means that
			the corresponding source is
			masked.
		EIMR0.7	Enable or Disable PLL interrupt
			through IX0
		EIMR0.6	HW1 / COM interrupt through
			External Int 0 (if 1, HW1 is
			selected)
		EIMR0.5	Enable or Disable CLK interrupt
			through External Int 0
		EIMR0.4	Enable or Disable HW2 interrupt
			through External Int 0
		EIMR0.3	Enable or Disable DBG interrupt
			through External Int 0
		EIMR0.2	Enable or Disable HW3 interrupt
			through External Int 0
		EIMR0.1	Enable or Disable HW4 interrupt
			through External Int 0
		EIMR0.0	Enable or Disable ANA interrupt
			through External Int 0

Extended Interrupt Mask Register 1 (h00 after Reset)

Address	Name	Bit	Description	
\$C1	EIMR1		Extended Interrupt Mask	
			Register for External	
			Interrupt 1. A 0 means that	
			the corresponding source is masked	
		EIMR1.7	Enable or Disable PLL interrupt	
			through External Int 1	
		EIMR1.6	Enable or Disable HW1 interrupt	
			through External Int 1	
		EIMR1.5	Enable or Disable CLK interrupt	
			through External Int 1	
		EIMR1.4	Enable or Disable HW2 interrupt	
			through External Int 1	
		EIMR1.3	Enable or Disable DBG interrupt	
			through External Int 1	
		EIMR1.2	Enable or Disable HW3 interrupt	
			through External Int 1	
		EIMR1.1	Enable or Disable HW4 interrupt	
			through External Int 1	
		EIMR1.0	Enable or Disable ANA interrupt	
			through External Int 1	

Polarity Register 0 (h00 after Reset)

Address	Name	Byte	Description
\$C2	SGNI0		Inverting extended external Interrupts through Ext. Int. 0 For each bit of this register, if 1, inverts the corresponding interrupt input (high level or rising edge interrupts).

Polarity Register 1 (h00 after Reset)

Address	Name	Byte	Description
\$C3	SGNI1		Inverting extended external Interrupts through Ext. Int. 1 For each bit of this register, if 1, inverts the corresponding interrupt input (high level or rising edge interrupts).



Extended Interrupt	Status Register	• (h00 after	Reset)
--------------------	-----------------	--------------	--------

Address	Name	Bit	Description
\$C4	IRS		Extended Interrupt Status Register. Each bit is set by HW when the corresponding interrupt occurs, and also cleared by HW when IRS is read (see later in the text).
	IPLL	ISR.7	PLL Interrupt flag.
	IHW1	ISR.6	HW1 Interrupt flag
	ICLK	ISR.5	Clock Stop Interrupt flag
	IHW2	ISR.4	HW2 Interrupt flag
	IHW3	ISR.3	HW3 Interrupt flag
	IDBG	ISR.2	SW Breakpoints Interrupt flag
	IHW4	ISR.1	HW4 Interrupt flag
	IANA	ISR.0	Analog Interrupt flag

3. Programming the *EIC* Block

This section will describe how the external interrupts INT0 and INT1 of the 8051 core may be programmed. There are not big differences between programming the original interrupt system and the *EIC*-8051 system of the FIPSOC.

Each of the interrupt sources can be individually enabled or disabled by setting or clearing the corresponding bit:

- ✓ *IE* Register (SFR \$A8), enables or disables the five original interrupt sources of the 8051 (*INT0*, *INT1*, *TF0*, *TF1* and *RI+TI*), by setting or clearing its corresponding bit, respectively.
- ✓ Extended interrupt sources can be enabled or disabled writing on the corresponding bit of *EIMR0* and *EIMR1* masks registers (SFR \$C0 and SFR \$C1). Not that bits IE[0] and IE[2] are used as a global disable for both channel #0 (*INT0*) and channel #1 (*INT1*), respectively.
- ✓ There is an special bit in *EIMR0* (EIMR0[6]), used as a selecting bit instead of a masking bit. If this bit is set, Programmable Hardware Interrupt 1 is selected; otherwise, Serial Communication Block Interrupt is enabled.
- ✓ *IE* register contains a global disable bit, IE[7], which disables all interrupts at once.
- ✓ Note that each subsystem interrupt signal may be programmed to be connected to both channels. Due to this flexibility, it is strongly recommended not to enable the same interrupt source in both channels.

Each of the original interrupt sources can also be individually programmed to one of two priority levels (low and high) by setting or clearing a bit in *IP* register (**SFR \$B8**):

✓ Note that the priority of the external interrupts sources of the 8051 (INT0 and INT1) is propagated to the non-masked extended inputs (that is, PLL interrupt, Hardware sources, etc.) of the corresponding channel in the *EIC* Block.

- ✓ A low priority interrupt can itself be interrupted by a high-priority interrupt.
- ✓ A high priority interrupt cannot be interrupted by any other interrupt source. Even more, no interrupt source can be interrupted by any other source within level
- ✓ If two requests of the same priority level are received simultaneously, an internal polling sequence determines which request is serviced (see figure 1.2. and Table 1.1)

External Interrupt sources in the on-chip 8051 can only interrupt if a low level or a 1-to-0 transition is entered (depending on the configuration of bits IT0 and IT1 of *TCON* –**SFR \$88**-). Two new registers have been added to the SFR map of the 8051 core of the FIPSOC to configure the polarity of the incoming interrupt signal. Each interrupt input of both channels of the *External Interrupt Controller* Block can be individually inverted clearing the corresponding bit of *SGNI0* and *SGNI1* (**SFR \$C2** and **SFR \$C3**). Table 3.1 shows this configuration.

SGNI0 [i] SGNI1 [i]	IT0 (<i>TCON[0]</i>) IT1 (<i>TCON[1]</i>)	Interrupt
0	0	High level
1	0	Low level
0	1	0-to-1 transition
1	1	1-to-0 transition

Table 3.1: Interrupt triggering condition

When an interrupt is produced, the *ISR* register set the corresponding bit. If the conditions are right for it, the IE.x flag of **SFR \$88** will be set during the polling cycle.

- ✓ If IT.x = 1, external interrupt x is edge triggered; in this mode, if successive samples of the INTxinput show a high in one cycle and a low in the next cycle, interrupt request flag IE.x in *TCON* register is set. Flag bit IE.x then requests the interrupt.
- ✓ If various external sources interrupt simultaneously, the EIC block will register them. Each time one of the request interrupts is acknowledged the EIC block sets the corresponding IE.x flag, until all of the interrupts arrived were serviced (see figure 3.1).
- ✓ Besides the EIC Interrupt Status Registers, also status registers from other blocks must be correctly reinitialized if the interrupt system is to be used. Programmers would handle carefully.

The 8051 of the FIPSOC is provided with two different operating modes. Bit 2 of the RG3 (SFR **\$9B**) selects the active mode: normal or basic mode



is selected if RG3[2]=0; extended mode is entered by setting this bit. This modes affects how the interrupt service routine is vectored to. In particular:

3.1. Basic Mode (RG3[2]=0)

- a) Only one vector register for each channel (external inputs) is provided. Programmer would decode by software which of the external subsystem has interrupted.
- b) When an external interrupt is generated, the flag that generated it is cleared by the hardware when the service routine is vectored to only if the interrupt was transition-activated.

3.2. Extended Mode (RG3[2]=1)

a) Eight vector registers have been added to the SFR map. When the processor acknowledges an interrupt request, hardware LCALL to the appropriate servicing routine will be executed on the next instruction. The start address of the routine which is going to be vectored to depends on the source of the interrupt and it will be internally chosen.




Figure 3.1: Interrupt registering in the extended mode

b) When an external interrupt is generated, the flag that generated it and the flag bit in the *Temporal Status Register* of the corresponding channel of the *EIC* block are cleared by the hardware when the service routine is vectored to (only if the interrupt was transition-activated),. Note that the clearing action updates the *Temporal Status Registers*, not to the *Interrupt Status Register* (*ISR*).

4. Interrupt Routine Vectors

The interrupt flags are sampled at S5P2 of every machine cycle. The samples are polled during the following machine cycle. If one of the flags was in a set condition at S5P2 of the preceding cycle, the polling cycle will find it and the interrupt system will generate a hardware LCALL to the appropriate service routine. The address field of the instruction is hardware generated and its value depends on the source of the interrupt.

As mentioned before, a different vector table is used depending on the selected mode.

4.1. Basic Mode

The routines of the five interrupt sources of the 8051 occupy the lowest locations of the Program Memory. Execution proceeds from the location determined by the vector until the RETI instruction is encountered. Table 4.1. shows the vector table used in the basic mode.

The Internal ROM includes a LJMP to \$FFXX instructions in each vector address. These instructions point to the auxiliary memory where users may define their interrupt routine.

Interrupt request flag	Interrupt Source	Input vector address
IE0	External Interrupt 0	\$0003 ? \$FF03
TF0	Timer 0 overflow	\$000B? \$FF0B
IE1	External Interrupt 0	\$0013? \$FF13
TF1	Timer 1 overflow	\$001B? \$FF1B
RI+TI	Serial Channel	\$0023? \$FF23

Table 4.1: Interrupt vectors table

4.2. Extended Mode

Same table as the basic mode interrupt vector table is used in the extended mode. When an external interrupt flag is set and the hardware LCALL jumps to the routine address (\$0004 and \$0013 for flags IE0 and IE1, respectively), a HW-LJMP instruction is executed. The address field of the instruction depends on the source of the interrupt (see figure3.1). Values from the SFR map are used, as shown in Table 4.2. Note that the same vectors are used in both external interrupts.



Interrupt request flag of ISR	Interrupt Source	Input vector address
IPLL	PLL stabilization	(VPLL)
IHW1	Programmable HW 1	(VHW1)
ICLK	Clock stop	(VCLK)
IHW2	Programmable HW 2	(VHW2)
IDBG	SW Breakpoints	(VDBG)
IHW3	Programmable HW 3	(VHW3)
IHW4	Programmable HW 4	(VHW4)
IANA	End of Conversion	(VANA)

 $(REG) \rightarrow$ value stored in REG regsiter

Table 4.2: Extended Interrupt vectors table

The first LCALL instruction is done to locations of the Program Memory. Different routines may be accessed depending on the portion of the program memory enabled. That is, three different destination routines can be called: on-chip ROM, external program memory and *Regular Configuration* memory mapped in the program memory.

The on-chip ROM has stored another LJMP instructions in all the routines. New pseudovectors are used (see table 4.3.). Note that if the *Auxiliary Memory* is enabled, a user-definable vector table is obtained. These vectors can be dynamically modified because *Auxiliary Memory* can be mapped in both program and data memories.

Interrupt request flag	Input vector address	LJMP address
IE0*	\$0003	\$FF03
TF0	\$000B	\$FF0B
IE1*	\$0013	\$FF13
TF1	\$001B	\$FF1B
RI+TI	\$0023	\$FF23

Table 4.3: On-chip ROM Interrupt Table.

If the interrupt system is working on the extended mode, only one routine location is possible (there exists a dedicated hardware to execute the LJMP using SFR vectors).

See Microprocessor Document for further information.

5. Step-by-step Execution

The 8051 interrupt system allows step-by-step execution with very little software overhead. Once an interrupt routine has been entered, it cannot be reentered until at least one instruction of the interrupted program is executed.

One way to use this feature for step-by-step operation is setting one of the two external interrupts to be level-activated, and a continuous active level (high or low level depending on the *SGNx* bit) in its input.

The continuous active level is set by manipulating the **SFR \$E2**. If bit 7 in this register is set to 1, a high level in the DBG interrupt source is set. The level-activated configuration is set with ITO = 0.

See Software Debugging Document for further information.