EmETXe-i0156 COM Express CPU Module

User's Manual Version 1.1



This page is intentionally left blank.

Table of Contents	
Chapter 1 - Introduction	1
1.1 Copyright Notice	2
1.2 Declaration of Conformity	2
1.3 About This User's Manual	3
1.4 Warning	3
1.5 Replacing the Lithium Battery	3
1.6 Technical Support	4
1.7 Warranty	4
1.8 Packing List	5
1.9 Ordering Information	5
1.10 Specifications	6
1.11 Board Dimensions	7
Chapter 2 - Installation	9
2.1 What is " COM Express "?	10
2.2 Block Diagram	11
2.3 Jumpers and Connectors	12
2.4 COM Express AB Connector	13
2.5 COM Express CD Connector	15
2.6 The Installation Paths of CD Driver	17
2.7 How to Install Heatsink/Heat Spreader	17
Chapter 3 - BIOS	19
3.1 BIOS Main Setup	20
3.2 Advanced Settings	22
3.2.1 IDE Configuration	23
3.2.2 Super IO Configuration	26
3.2.3 Hardware Health Configuration	28
3.2.4 USB Configuration	29
3.3 Chipset Setting	31
3.3.1 North Bridge Chipset Configuration	32
3.3.2 South Bridge Chipset Configuration	34
3.4 Boot Setting	35
3.4.1 Boot Setting Configuration	36

3.4.2 Boot Device Priority	37
3.5 Security Setting	38
3.6 Exit Setting	39
3.7 Beep Sound codes list	41
3.7.1 Boot Block Beep Codes	41
3.7.2 POST BIOS Beep Codes	41
3.7.3 Troubleshooting POST BIOS Beep Codes	42
Appendix	. 55
Appendix A: I/O Port Address Map	56
Appendix B: BIOS Memory Map	57
Appendix C: Interrupt Request Lines (IRQ)	58
Appendix D: Digital I/O Setting	59

Chapter 1 Introduction

1.1 Copyright Notice

All Rights Reserved.

The information in this document is subject to change without prior notice in order to improve the reliability, design and function. It does not represent a commitment on the part of the manufacturer.

Under no circumstances will the manufacturer be liable for any direct, indirect, special, incidental, or consequential damages arising from the use or inability to use the product or documentation, even if advised of the possibility of such damages.

This document contains proprietary information protected by copyright. All rights are reserved. No part of this manual may be reproduced by any mechanical, electronic, or other means in any form without prior written permission of the manufacturer.

1.2 Declaration of Conformity

This product has passed the CE test for environmental specifications when shielded cables are used for external wiring. This kind of cable is available from ARBOR. Please contact your local supplier for ordering information. Test conditions for passing included the equipment being operated within an industrial enclosure. In order to protect the product from being damaged by ESD (Electrostatic Discharge) and EMI leakage, we strongly recommend the use of CE-compliant industrial enclosure products.

FCC Class A

This device complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions : (1) this device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

RoHS

ARBOR Technology Corp. certifies that all components in its products are in compliance and conform to the European Union's Restriction of Use of Hazardous Substances in Electrical and Electronic Equipment (RoHS) Directive 2002/95/EC.

The above mentioned directive was published on 2/13/2003. The main purpose of the directive is to prohibit the use of lead, mercury, cadmium, hexavalent chromium, polybrominated biphenyls (PBB), and polybrominated diphenyl ethers (PBDE) in electrical and electronic products. Member states of the EU

are to enforce by 7/1/2006.

ARBOR Technology Corp. hereby states that the listed products do not contain unintentional additions of lead, mercury, hex chrome, PBB or PBDB that exceed a maximum concentration value of 0.1% by weight or for cadmium exceed 0.01% by weight, per homogenous material. Homogenous material is defined as a substance or mixture of substances with uniform composition (such as solders, resins, plating, etc.). Lead-free solder is used for all terminations (Sn(96-96.5%), Ag(3.0-3.5%) and Cu(0.5%)).

1.3 About This User's Manual

This user's manual provides general information and installation instructions about the product. This User's Manual is intended for experienced users and integrators with hardware knowledge of personal computers. If you are not sure about any description in this booklet. please consult your vendor before further handling.

1.4 Warning

Single Board Computers and their components contain very delicate Integrated Circuits (IC). To protect the Single Board Computer and its components against damage from static electricity, you should always follow the following precautions when handling it :

1. Disconnect your Single Board Computer from the power source when you want to work on the inside.

2. Hold the board by the edges and try not to touch the IC chips, leads or circuitry.

3. Use a grounded wrist strap when handling computer components.

4. Place components on a grounded antistatic pad or on the bag that comes with the Single Board Computer, whenever components are separated from the system.

1.5 Replacing the Lithium Battery

Incorrect replacement of the lithium battery may lead to a risk of explosion.

The lithium battery must be replaced with an identical battery or a battery type recommended by the manufacturer.

Do not throw lithium batteries into the trash-can. It must be disposed of in accordance with local regulations concerning special waste.

1.6 Technical Support

If you have any technical difficulties, please do not hesitate to call or e-mail our customer service.

http://www.arbor.com.tw

E-mail:info@arbor.com.tw

1.7 Warranty

This product is warranted to be in good working order for a period of two years from the date of purchase. Should this product fail to be in good working order at any time during this period, we will, at our option, replace or repair it at no additional charge except as set forth in the following terms. This warranty does not apply to products damaged by misuse, modifications, accident or disaster.

Vendor assumes no liability for any damages, lost profits, lost savings or any other incidental or consequential damage resulting from the use, misuse of, or inability to use this product. Vendor will not be liable for any claim made by any other related party.

Vendors disclaim all other warranties, either expressed or implied, including but not limited to implied warranties of merchantability and fitness for a particular purpose, with respect to the hardware, the accompanying product's manual(s) and written materials, and any accompanying hardware. This limited warranty gives you specific legal rights.

Return authorization must be obtained from the vendor before returned merchandise will be accepted. Authorization can be obtained by calling or faxing the vendor and requesting a Return Merchandise Authorization (RMA) number. Returned goods should always be accompanied by a clear problem description.

1.8 Packing List



If any of the above items is damaged or missing, contact your vendor immediately.

1.9 Ordering Information

EmETXe-i0156/Z510PT	Intel [®] Menlow-XL Z510PT COM Express CPU Module, soldered onboard 1GB SDRAM
EmETXe-i0156/Z530P	Intel [®] Menlow-XL Z530P COM Express CPU Module, soldered onboard 1GB SDRAM
HS-0630-W2	Heatsink wave type (95 x 125 x18 mm)
HS-0630-F2	Heat spreader (95 x 125 x18 mm)
PBE-1700 R1.1	COM Express evaluation board in ATX form factor
СВК-04-1700-00	Cable kit for PBE-1700 1 x SATA cable 1 x COM port cable 1 x FDD cable 1 x IDE cable

1.10 Specifications

Form Factor	COM Express Type 2 CPU Module
CPU	Intel [®] Atom [™] Z510PT processor with 400MHz FSB or Z530P processor with 533MHz
Chipset	Intel [®] Poulsbo US15WPT
System Memory	Soldered onboard DDR2 533MHz SDRAM 1GB, upgradable to 2GB
VGA/LCD Controller	Integrated Intel [®] Graphics Media Accelerator 500, Analog RGB/24-bit Single Channel LVDS
Ethernet	1 x Intel® 82574IT Gigabit Ethernet
BIOS	AMI PnP Flash BIOS
Storage	2 x Serial ATA with 300MB/s HDD transfer rate 1 x Ultra ATA, support 2 IDE devices
Serial Port	2 x COM ports (via PBE-1700)
Parallel Port	SPP/EPP/ECP mode (via PBE-1700)
Universal Serial Bus	8 x USB 2.0 ports
Keyboard/ Mouse	USB interfaced Keyboard and Mouse (via PBE-1700)
Digital I/O	8-bit Programmable Digital Input/ Output
Expansion Interface	5 x PClex1 lane 4 x PCl masters
Operation Temp.	-20°C ~ 70°C (-4°F ~ 158°F)
Watchdog Timer	1~255 levels reset
Dimension (L x W)	125 x 95 mm (4.9" x 3.7")

Note:

1. The SATA (Serial ATA) is only supported in Windows XP SP3.

2. To connect an IDE HDD device, please use a flat cable that supports ATA 66/100.

1.11 Board Dimensions





Unit: mm

This page is intentionally left blank.

Chapter 2 Installation

2.1 What is " COM Express "?

With more and more demands on small and embedded industrial boards, a multi-functioned COM (Computer-on-Module) is the great one of the solutions.

COM Express, board-to-board connectors consist of two rows of 220 pins each.

Row AB, which is required, provides pins for PCI Express, SATA, LVDS, LCD channel, LPC bus, system and power management, VGA, LAN, and power and ground interfaces.

Row CD, which is optional, provides legacy PCI and IDE signals next to additional PCI Express, LAN and power and ground signals.

By the way, the target markets of COM will be focused on ----

- Retail & Advertising
- Medical
- Test & Measurement
- Gaming & Entertainment
- Industrial & Automation
- Military & Government
- Security

2.2 Block Diagram



2.3 Jumpers and Connectors



2.4 COM Express AB Connector

B1	GND	GND	A1
B2	GBE0 ACT#	GBE0 MDI3-	A2
B3	LPC FRAME#	GBE0 MDI3+	A3
B4	LPC AD0	GBE0 LINK100#	A4
B5	LPC AD1	GBE0 LINK1000#	A5
B6	LPC AD2	GBE0 MDI2-	A6
B7	LPC AD3	GBE0 MDI2+	A7
B8	N/C	GBE0 LINK#	A8
B9	N/C	GBE0 MDI1-	A9
B10	LPC CLK	GBE0 MDI1+	A10
B11	GND	GND	A11
B12	PWRBTN#	GBE0 MDI0-	A12
B13	SMB CK	GBE0 MDI0+	A13
B14	SMB DAT	GBE0 CTREF	A14
B15	SMB ALERT#	SUS S3#	A15
B16	SATA1 TX+	SATAO TX+	A16
B17	SATA1 TX-	SATAO TX-	A17
B18	N/C	_N/C	A18
B19	SATA1 RX+	SATA0 RX+	A19
B20	SATA1 RX-	SATAO RX-	A20
B21	GND	GND	A21
B22	N/C	N/C	A22
B23	N/C	N/C	A23
B24	PWR OK	N/C	A24
B25	N/C	N/C	A25
B26	N/C	N/C	A26
B27	WDT	N/C	A27
B28	N/C	ATA ACT#	A28
B29	N/C	AC SYNC	A29
B30	AC SDINO	AC RST#	A30
B31	GND	GND	A31
B32	SPKR	AC BITCI K	A32
B33	12C CK	AC_SDOUT	A33
B34	I2C DAT	N/C	A34
B35	THRM#	THRMTRIP#	A35
B36	USB7-	USB6-	A36
B37	USB7+	USB6+	A37
B38	USB 4 5 OC#	USB 6 7 OC#	A38
B39	USB5-	USB4-	A39
B40	USB5+	USB4+	A40
B41	GND	GND	A41
B42	USB3-	USB2-	A42
B43	USB3+	USB2+	A43
B44	USB 0 1 OC#	USB 2 3 OC#	A44
B45	USB1-	USB0-	A45
B46	USB1+	USB0+	A46
B47	FXCD1 PFRST#	VCC RTC	A47
B48	EXCD1 CPPE#	EXCD0 PERST#	A48
B49	SYS RESET#	EXCD0 CPPE#	A49
B50	CB RESET#	LPC SERIRO	A50
B51	GND	GND	A51
B52	N/C	N/C	A52
B53	N/C	N/C	A53
B54	GPIO5	GPIO	A54
B55	PCIE_RX4+	PCIE_TX4+	A55

B56	PCIE RX4-	PCIE TX4-	A56
B57	GPIO6	GND	A57
B58	PCIE RX3+	PCIE TX3+	A58
B59	PCIE RX3-	PCIE TX3-	A59
B60	GND	GND	A60
B61	PCIF RX2+	PCIF TX2+	A61
B62	PCIF RX2-	PCIF TX2-	A62
B63	GPI07	GPIO1	A63
B64	PCIE RX1+	PCIE TX1+	A64
B65	PCIE RX1-	PCIE TX1-	A65
B66	WAKE0#	GND	A66
B67	N/C	GPIO2	A67
B68	PCIE RX0+	PCIE TX0+	A68
B60	PCIE PYO	PCIE TYO	A60
B70			A03 A70
D70	GIND N/C		A70 A71
D/ I D72	N/C	LVDS_AUT	A/1 A72
D12	N/C	LVDS_AU-	A72
D/3	N/C	LVDS_AI+	A73
B/4	N/C	LVDS_AT-	A74
B/5	N/C	LVDS_A2+	A75
B/6	N/C	LVDS_AZ-	A70
B//	N/C	LVDS_VDD_EN	A//
B/8	N/C	LVDS_A3+	A/8
B/9	LVDS_BKLI_EN	LVDS_A3-	A79
B80	GND	GND	A80
B81	N/C	LVDS_A_CK+	A81
B82	N/C	LVDS_A_CK-	A82
B83	CKLVDS_BKLT_CTRL	LVDS_DDC_CLK	A83
B84	VCC_5V_SBY	LVDS_DDC_DATA	A84
B85	VCC_5V_SBY	GPIO3	A85
B86	VCC_5V_SBY	KBD_RST#	A86
B87	VCC_5V_SBY	KBD_A20GATE	A87
B88	RSVD	PCIE0_CK_REF+	A88
B89	VGA_RED	PCIE0_CK_REF-	A89
B90	GND	GND	A90
B91	VGA_GRN	RSVD	A91
B92	VGA_BLU	RSVD	A92
B93	VGA ⁻ HSYNC	GPIO4	A93
B94	VGAVSYNC	RSVD	A94
B95	VGA 12C CK	RSVD	A95
B96	VGA I2C DAT	GND	A96
B97	N/C	VCC 12V	A97
B98	N/C	VCC 12V	A98
B99	N/C	VCC 12V	A99
B100	GND	GND	A100
B101	VCC 12V	VCC 12V	A101
B102	VCC 12V	VCC 12V	A102
B103	VCC 12V	VCC_12V	A103
B100	VCC 12V	VCC_12V	A104
B104	VCC 12V	VCC_12V	A105
B106	VCC 12V	VCC_12V	A106
B107	VCC_12V	VCC_12V	A107
B107	VCC 12V	VCC_12V	Δ108
B100	VCC_12V	VCC_12V	Δ100
D109		000_120	A 109
	GND	GND	AIIU

2.5 COM Express CD Connector

D1	GND	GND	C1
D2	IDE D5	IDE D7	C2
D3	IDE D10	IDE D6	C3
D4	IDE D11	IDE D3	C4
D5	IDE D12	IDE D15	C5
D6	IDE D4	IDE D8	C6
D7		IDF D9	C7
D8	IDE REQ0		C8
D9	IDF IOW#	IDF D13	C9
D10	IDF ACK#		C10
D11	GND	GND	C11
D12	IDE IRO	IDF D14	C12
D13	IDE A0		C13
D14		IDE IOR#	C14
D15		PCL PMF#	C15
D16	IDE_0.81#	PCI GNT2#	C16
D17	IDE_001#	PCL RE02#	C17
D18	IDE RESET#	PCL GNT1#	C18
D10	PCL CNT3#		C10
D19			C20
D20	CND		C21
D21			C22
D22	PCI_AD1	POL DESET#	022
D23		POL_RESEI#	023
D24		PCI_ADU	024
D25	PCI_AD7	PCI_AD2	025
D26	PCI_C/BE0#	PCI_AD4	026
D27	PCI_AD9	PCI_AD6	027
D28	PCI_AD11	PCI_AD8	028
D29	PCI_AD13	PCI_AD10	029
D30	PCI_AD15	PCI_AD12	030
D31	GND	GND	<u>C31</u>
D32	PCI_PAR	PCI_AD14	C32
D33	PCI_SERR#	PCI_C/BE1#	C33
D34	PCI_STOP#	PCI_PERR#	<u>C34</u>
D35	PCI_TRDY#	PCI_LOCK#	C35
D36	PCI_FRAME#	PCI_DEVSEL#	C36
D37	PCI_AD16	PCI_IRDY#	C37
D38	PCI_AD18	PCI_C/BE2#	C38
D39	PCI_AD20	PCI_AD17	C39
D40	PCI_AD22	PCI_AD19	C40
D41	GND	GND	C41
D42	PCI_AD24	PCI_AD21	C42
D43	PCI_AD26	PCI_AD23	C43
D44	PCI_AD28	PCI_C/BE3#	C44
D45	PCI AD30	PCI AD25	C45
D46	PCI IRQC#	PCI AD27	C46
D47	PCI IRQD#	PCI AD29	C47
D48	N/C	PCI AD31	C48
D49	PCI M66EN	PCI IRQA#	C49
D50	PCICLK	PCI IRQB#	C50
D51	GND	GND (FIXED)	C51
D52	N/C	N/C	C52
D53	N/C	N/C	C53
D54	N/C	N/C	C54
D55	N/C	N/C	C55
200			

D56	N/C	N/C	C56
D57	N/C	N/C	C57
D58	N/C	N/C	C58
D59	N/C	N/C	C59
D60	GND	GND	C60
D61	N/C	N/C	C61
D62	N/C	N/C	C62
D63	RSVD	RSVD	C63
D64	RSVD	RSVD	C64
D65	N/C	N/C	C65
D66	N/C	N/C	C66
D67	GND	RSVD	C67
D68	N/C	N/C	C68
D69	N/C	N/C	C69
D70	GND	GND	C70
D71	N/C	N/C	C71
D72	N/C	N/C	C72
D73	SDVO 12C CLK	SDVO 12C DATA	C73
D74	N/C	N/C	C74
D75	N/C	N/C	C75
D76	GND	GND	C76
D77	IDE CBLID#	RSVD	C77
D78	N/C	N/C	C78
D79	N/C	N/C	C79
D80	GND	GND	C80
D81	N/C	N/C	C81
D82	N/C	N/C	C82
D83	RSVD	RSVD	C83
D03	GND	GND	C84
D85	N/C	N/C	C85
D86	N/C	N/C	C86
D00	GND	GND	C87
D88	N/C	SND N/C	C88
000	N/C	N/C	C80
D03	GND	GND	C00
D30	SIND N/C	GND	C01
D91	N/C	N/C	C91
D02			C02
D93	N/C	GND	C04
D 94	N/C	N/C	C05
090	GND		C06
D90	GIND N/C	BSVD	C90
D97	N/C	K3VD	C097
D90	N/C	N/C	C90
D99			C100
D100	GND	GND	C100
D101	N/C	IV/C	C102
D102	CND		C102
D103	VCC 12V	GND	C103
D 104	VCC_12V	VCC_12V	C104
D100	VCC_12V	VCC_12V	C105
D100	VCC_12V	VCC_12V	C100
D107	VCC_12V	VCC_12V	C107
D108	VCC_12V	VCC_12V	C100
D109		VCC_12V	0109
טווט	GND	GND	

2.6 The Installation Paths of CD Driver

Windows 2000 & XP

Driver	Path
CHIPSET	\CHIPSET\INTEL\INF 9.1
LAN	\ETHERNET\INTEL\82574IT\WINXP_32_155
VGA	\GRAPHICS\INTEL_2K_XP_32\0156VGA\Utilities

Windows 7

Driver	Path
CHIPSET	\CHIPSET\INTEL\INF 9.1
LAN	\ETHERNET\INTEL\82574IT\WIN7_32
VGA	\GRAPHICS\INTEL_WIN7_32\2230

2.7 How to Install Heatsink/Heat Spreader

1. Locate the hole without mounting nut in the carrier board as the following figure shown.



2. To secure heatsink/heat spreader to the carrier board, use the screwdriver to fasten one screw (M2.5*6) in the direction as the figure shown below.



3. Align the mounting holes of the heat sink/heat spreader with the mounting nuts on the board, and then secure the heat sink with the 5 screws(M2.5*18) from the heatsink side.



Chapter 3 BIOS

3.1 BIOS Main Setup

The AMI BIOS provides a setup utility program for specifying the system configurations and settings. The BIOS RAM of the system stores the setup utility and configurations.

When you turn on the computer, the AMI BIOS is immediately activated. To enter the BIOS SETUP UTILILTY, press "**Delete**" once the power is turned on.

When the computer is shut down, the battery on the motherboard supplies the power for BIOS RAM.

The **Main Setup** screen lists the following information **System Overview**

BIOS Version: displays the current version information of the BIOS **Build Date**: the date that the BIOS version was made/updated **Processor** (auto-detected if installed)

Speed: displays the processor speed

System Memory (auto-detected if installed)

Size: lists the memory size information

		BIOS SET	UP UTILITY		
Main Advanced	Chipset	Boot	Security	E>	(it
System Overview					Use [ENTER], [TAB] or [SHIFT-TAB] to
BIOS Version :i01 EC Version :0.0	156 • T 17 18				select a field.
Build Date :05/	/18/10				Use [+] or [-] to configure system Time.
Processor					
Speed :255MHz	<u>r</u>				
System Memory Size :1019MH	}				9-1
Sustem Time		E13:56	::561		← Select Screen 1↓ Select Item
System Date		[Tue 0	5/18/2010]		+- Change Field
					Tab Select Field
					F1 General Help F10 Saug and Exit
					ESC Exit
v02.61	(C) Copyrigh	t 1985-20	06, American	n Meç	atrends, Inc.

This figure is for reference only.

Key Commands

BIOS Setup Utility is mainly a key-based navigation interface. Please refer to the following key command instructions for navigation process.

$\leftarrow \rightarrow$	Move to highlight a particular configuration screen from the top menu bar / Move to highlight items on the screen
\downarrow \uparrow	Move to highlight previous/next item
Enter	Select and access a setup item/field
Esc	On the Main Menu – Quit the setup and not save changes into CMOS (a message screen will display and ask you to select "OK" or "Cancel" for exiting and discarding changes. Use "←" and "→" to select and press "Enter" to confirm) On the Sub Menu – Exit current page and return to main menu
Page Up / +	Increase the numeric value on a selected setup item / make change
Page Down / -	Decrease the numeric value on a selected setup item / make change
F1	Activate "General Help" screen
F10	Save the changes that have been made in the setup and exit. (a message screen will display and ask you to select "OK" or "Cancel" for exiting and saving changes. Use " \leftarrow " and " \rightarrow " to select and press "Enter" to confirm)

System Time Set the system time.

Set the system time. The time format is:

Hour : 00 to 23 Minute : 00 to 59 Second : 00 to 59

System Date

Set the system date. Note that the 'Day' automatically changes when you set the date.

The date format is:

Day : Sun to Sat Month : 1 to 12 Date : 1 to 31 Year : 1999 to 2099

3.2 Advanced Settings

The "Advanced" screen provides the setting options to configure IDE, SuperIO and other peripherals. You can use " \leftarrow " and " \rightarrow " keys to select "Advanced" and use the " \downarrow " and " \uparrow " to select a setup item.



Note: please pay attention to the "WARNING" part at the left frame before you decide to configure any setting of an item.

3.2.1 IDE Configuration

Select the "IDE Configuration" to configure the IDE settings. When an item is selected, there is a status description appearing at the right. You can use "Page Up/+" and "Page Down/-" keys to change the value of a selected item.

Primary IDE Master/Slave

Select one of the IDE devices to configure it. Press <Enter> to access its the sub menu.

	BIOS SETUP UTILITY	
Advanced		
IDE Configuration		While entering setup, BIOS auto detects the
▶ Primary IDE Master ▶ Primary IDE Slave	: [Not Detected] : [Not Detected]	 BLUS auto detects the presence of IDE devices. This displays the status of auto detection of IDE devices. ← Select Screen 14 Select Item Enter Go to Sub Screen F1 General Help F10 Save and Exit ESC Exit
v02.61 (C) Copurigh	t 1985-2006, American Me	gatrends, Inc.

Primary IDE Master

BIOS SETUP UTILITY	
Advanced	
Primary IDE Master	Select the type
Device :Not Detected	to the system.
Type[Auto]LBA/Large Mode[Auto]Block (Multi-Sector Transfer)[Auto]PIO Mode[Auto]DMA Mode[Auto]S.M.A.R.T.[Auto]32Bit Data Transfer[Enabled]	
	 ← Select Screen ↑↓ Select Item ← Change Option F1 General Help F10 Save and Exit ESC Exit
v02.61 (C)Copyright 1985-2006, America	n Megatrends, Inc.

Type: the type of devices.

LBA / Large Mode: LBA (Logical Block Addressing) is a method of addressing data on a disk drive. The maximum is 137 GB. You can set "Auto" (autodetect or) or "Disabled".

Block (Multi-Sector Transfer): sets block sector transfer timing options. **PIO Mode**: sets the IDE PIO (Programmable I/O) timing options.

DMA: configures the DMA options.

S.M.A.R.T.: sets "Auto", "Enable" or "Disable" for Self-Monitoring Analysis and Reporting Technology (S.M.A.R.T.) to predict impending drive failure. **32Bit Data Transfer**: enables or disables 32-bit data transfer. The default is "Enabled".

Primary IDE Slave

BIOLOGICA DE LA CONTRACTO DE LA CONTRACTO DE LA CONTRACTO DE LA CONTRACTO DE LA CONTRACTÓ DE LA CONTRACTÓ DE LA	IOS SETUP UTILITY	
Advanced		
Primary IDE Slave		Select the type
Device :Not Detected		to the system.
Type LBA/Large Mode Block (Multi-Sector Transfer) PIO Mode DMA Mode S.M.A.R.T. 32Bit Data Transfer	[Auto] [Auto] [Auto] [Auto] [Auto] [Auto] [Enabled]	
		 ← Select Screen ↑↓ Select Item ← Change Option F1 General Help F10 Save and Exit ESC Exit
v02.61 (C) Copyright (1985-2006, American Meg	jatrends, Inc.

Type: the type of devices.

LBA / Large Mode: LBA (Logical Block Addressing) is a method of addressing data on a disk drive. The maximum is 137 GB. You can set "Auto" (autodetect or) or "Disabled".

Block (Multi-Sector Transfer): sets block sector transfer timing options. **PIO Mode**: sets the IDE PIO (Programmable I/O) timing options.

DMA: configures the DMA options.

S.M.A.R.T.: sets "Auto", "Enable" or "Disable" for Self-Monitoring Analysis and Reporting Technology (S.M.A.R.T.) to predict impending drive failure. **32Bit Data Transfer**: enables or disables 32-bit data transfer. The default is "Enabled".

3.2.2 Super IO Configuration

Use "Super IO Configuration" to specify address and modes for Serial Port and Parallel Port.

BIOS SETUP UTILITY			
Advanced			
Configure Win627 Super IO Chipset		Allows BIOS to Select	
Serial Port1 Address Serial Port2 Address Serial Port2 Mode Parallel Port Address Parallel Port Mode Parallel Port IRQ	[3F8/IRQ4] [2F8/IRQ3] [Normal] [378] [Normal] [IRQ7]	 ← Select Screen ↑↓ Select Item ↑↓ Change Option F1 General Help F10 Save and Exit ESC Exit 	
v02.61 (C) Copyrigh	t 1985-2006, American Me	egatrends, Inc.	

Serial Port1 / Port2 Address

Select an address and corresponding interrupt for the first and second serial ports.

The choice:

3F8/IRQ4 2F8/IRQ3 2E8/IRQ3 3E8/IRQ4 Disabled

Serial Port2 Mode

Allows BIOS to select mode for serial Port2.

Parallel Port Address

Select an address for the parallel port.

The choice:

3BC 378 278 Disabled

Parallel Port Mode

Select an operating mode for the onboard parallel port. Select Normal, Compatible or SPP unless you are certain both your hardware and software support one of the other available modes.

The choice:

SPP EPP ECP ECP + EPP Normal

Parallel Port IRQ

Select an interrupt for the parallel port. The choice:

IRQ5 IRQ7

3.2.3 Hardware Health Configuration

The "Hardware Health Configuration" lists out the temperature and voltage information that is being monitored. The default for "H/W Health Function" is "Enabled".

Hardware Health Configuration		Enables Hardware
H/W Health Function [Enabled]		Device.
Hardware Health Event Mo	nitoring	
System Temperature CPU Temperature	:30°C/86°F :61°C/141°F	
+3.3Vin +5Vin	:3.387 V :5.107 V	
*12Uin	:12.038 V	 ← Select Screen ↑↓ Select Item ← Change Option F1 General Help F10 Save and Exit ESC Exit

System Temperature

Displays the currently monitored system temperature.

CPU Temperature

Displays the currently monitored CPU temperature.

+3.3Vin / +5Vin / +12Vin

Shows you the voltage level of the +3.3V, +5.0V, +12.0V, +5V standby and battery.

3.2.4 USB Configuration

BIOS SETUP UTILITY	
Advanced	
USB Configuration	Enables support for
Module Version - 2.24.3-13.4	option disables
USB Devices Enabled : 1 Keyboard, 2 Drives	no USB devices are connected.
Legacy USB Support[Enabled]USB 2.0 Controller Mode[HiSpeed]BIOS EHCI Hand-Off[Enabled]	
▶ USB Mass Storage Device Configuration	 Select Screen \$\$\frac{1}{4}\$ Select Item Change Option \$\$F1\$ General Help \$\$F10\$ Save and Exit ESC Exit
v02.61 (C)Copyright 1985-2006, American Me	gatrends, Inc.

Legacy USB Support

Enables support for legacy USB. AUTO option disables legacy support if no USB devices are connected.

USB 2.0 Controller Mode

Configures the USB 2.0 controller in High Speed (480Mbps) or Full Speed (12MBPS).

BIOS EHCI Hand-Off

Enabled: enables the EHCI Hand-Off function by BIOS Disabled: disables the EHCI Hand-Off function by BIOS Note: this setting option allows you to enable EHCI Hand Off if your computer operating system does not support it. EHCI is the abbreviation for Enhanced Host Controller Interface which

EHCI is the abbreviation for Enhanced Host Controller Interface which is necessary for high speed USB operation.

USB Mass Storage Device Configuration

USB Mass Storage Reset Delay:

Number of seconds POST (Power-On Self-Test) waits for the USB mass storage device after starting unit command.

BIOS SETUP UTILITY		
Advanced		
USB Mass Storage Device Configuration	Number of seconds POST waits for the USB mass storage device after start	
USB Mass Storage Reset Delay [20 Sec]		
Device #1 Generic USB SD Reader * Emulation Type [Auto] Device #2 Generic USB MS Reader * Emulation Type [Auto]	unit command.	
	 ← Select Screen ↑↓ Select Item ← Change Option F1 General Help F10 Save and Exit ESC Exit 	
v02.61 (C)Copuright 1985-2006, American Med	ratrends, Inc.	

Emulation Type

Sets the value for the system to select the emulation type for USB devices. In general, options include "Auto", "FDD" and "HDD" (HDD stands for Hard Disk Drive, while FDD is also known as 3 1/2 floppy).

Please keep in mind that options such as "FDD" might not always be available as some computers are not built with this type of connectors.

Note

If "Auto" is selected, USB device with storage less than 530MB will be emulated as Floppy and remain as hard drive. Forced FDD option can be used to force a HDD formatted drive to "BOOT" as FDD (for example, ZIP drive)

3.3 Chipset Setting

Select "Chipset" to access to "North Bridge Configuration" and "South Bridge Configuration". You can enter the sub menu of the two configuration options.

BIOS SETUP UTILITY	
Main Advanced <mark>Chipset</mark> Boot Security E	xit
Advanced Chipset Settings WARNING: Setting wrong values in below sections may cause system to malfunction. North Bridge Configuration	Configure North Bridge features.
► South Bridge Configuration	 ✓ Select Screen 14 Select Item Enter Go to Sub Screen F1 General Help F10 Save and Exit ESC Exit
v02.61 (C)Copyright 1985-2006, American Me	gatrends, Inc.

3.3.1 North Bridge Chipset Configuration

BIOS SETUP UTILITY Chipset	
North Bridge Chipset Configuration Primary Graphics Adapter [PCIe/IGD] Integrated Graphics Mode Selec [Enabled, 4MB] • Boot Display Configuration	Select which graphics controller to use as the primary boot device.
	 ← Select Screen ↑↓ Select Item ← Change Option F1 General Help F10 Save and Exit ESC Exit
v02.61 (C)Copyright 1985-2006, American Meg	ESC Exit

Primary Graphics Adapter: selects and determines the graphic controller used for primary boot device.

Integrated Graphics Mode Select: when set as "Enabled", you can select the size of system memory that can be used for the integrated graphic device.

Boot Display Configuration

Chipset	BIOS SETUP UTILITY	
Boot Display Configuration		Options
Boot Display Device Local Flat Panel Scaling Flat Panel Type	[External CRT] [Auto] [1024x768]	 ★ Select Screen ↑ Select Item + Change Option F1 General Help F10 Save and Exit ESC Exit
v02.61 (C) Copyright	1985-2006, American Meg	gatrends, Inc.

Boot Display Device: boot setting for the display device connected to the computer, such as "External CRT" monitor.

Local Flat Panel Scaling: determines or changes the flat panel scaling.

Flat Panel Type: the resolution types of the connected flat panel display device.

3.3.2 South Bridge Chipset Configuration

Normally, the south bridge controls the basic I/O functions, such as USB and AC audio. This screen allows you to access to the configurations of the IOs.

	BIOS SETUP UTILITY		
Chipset			
South Bridge Chipset Configuration		Number of UCHI	
USB Functions USB 2.0 Controller Audio Controller Codec	[6 USB Ports] [Enabled] [Auto]	<pre>ports in system ECHI ONLY is automatically added.</pre> * Select Screen 14 Select Item *- Change Option F1 General Help F10 Save and Exit ESC Exit	
v02.61 (C)Copyriq	ıht 1985-2006, American Me	gatrends, Inc.	

USB Functions: selects the number of USB ports to be enabled.

USB 2.0 Controller: if your computer has USB 2.0 ports, please choose "Enabled" to activate the USB 2.0 ports. The default is "Enabled".

Audio Controller Codec: determines the audio controller. It is recommended to select "AC 97" for better audio effects if an "AC 97" compatible driver or part has been installed.

3.4 Boot Setting

The "Boot" screen provides the access to configure the settings for system boot.

			BIOS SET	JP UTILITY	
Main	Advanced	Chipset	Boot	Security	Exit
Boot S	ettings				Configure Settings
► Boot ► Boot	Settings Co Device Prio	nfiguration rity			- uuring system moot.
					 ← Select Screen ↑↓ Select Item Enter Go to Sub Screen F1 General Help F10 Save and Exit ESC Exit
	v02.61 (C) Copyr ight	1985-20	96, American	Megatrends, Inc.

Boot Setting Configuration: enter the sub menu for boot setting.

Boot Device Priority: access to the sub menu for boot device priority.

3.4.1 Boot Setting Configuration

		BIOS SETUP (JTILITY		
		Boot			
Boot Settings Cor	nfiguration			Dis	abled: Displays
Quiet Boot Bootup Num-Lock		[D i sab led] [On]		- nor Ena Log mes tl +- F1 F10 ESC	mai PUSI messages. bled: Displays OEM o instead of POST sages. Select Screen Select Item Change Option General Help Save and Exit Exit
v02.61	(C) Copyright	1985-2006,	American	Megatre	nds, Inc.

Quiet Boot: displays normal POST messages when it's selected as "Disabled". When it is set as "Enabled", OEM messages will be displayed instead of POST messages. The default is "Disabled".

Bootup Num-Lock: modifies Number Lock setting when the system boots up. Select "On" to automatically enable the Number Lock on keyboard when the system is booting up.

3.4.2 Boot Device Priority

	BIOS SETUP UTILITY Boot	
Boot Device Prior	•ity [USB:Generic USB SD] [Network:IBA GE Slo]	 Specifies the boot sequence from the available devices. A device enclosed in parenthesis has been disabled in the corresponding type menu. Select Screen ti Select Item Change Option F1 General Help F10 Save and Exit ESC Exit
v02.61	(C)Copyright 1985-2006, American M	legatrends, Inc.

1st Boot Device 2nd Boot Device

Select which devices to be booted according to the priority order of available devices.

3.5 Security Setting

The "Security Settings" screen allows you to set password.

			BIOS SET	UP UTILITY		
Main	Advanced	Chipset	Boot	Security	Exit	
Secur i	ty Settings				Install or Change the	
Superv	isor Password	l :Not Inst	alled			
Change	Supervisor 1	Password				
					 ← Select Screen ↑↓ Select Item Enter Change F1 General Help F10 Save and Exit ESC Exit 	
	v02.61 ((C) Copyr ight	: 1985-20	06, American	Megatrends, Inc.	

Change Supervisor Password: the default is "Not Installed", but you can change the Supervisor Password and then it will appear "Installed". Please always remember your password or else you will have to reset the whole system.

3.6 Exit Setting

Select "Exit" to set exit options, save changes or load default values.

			BIOS SET	JP UTILITY	
Main	Advanced	Chipset	Boot	Security	Exit
Exit C Save C Discar Load C	lptions Changes and E rd Changes an Iptimal Defau	xit d Exit Its			 Exit system setup after saving the changes. F10 key can be used for this operation.
					 ← Select Screen ↑↓ Select Item Enter Go to Sub Screen F1 General Help F10 Save and Exit ESC Exit
	v02.61 (C) Copyr ight	1985-200	96, American	n Megatrends, Inc.

Save Changes and Exit

When you press "Enter" on this option, a message described as the one below will appear:

"Save configuration changes and exit setup?"

Pressing <OK> stores the configuration changes made in BIOS in CMOS menu - a special section of memory that stays on after you turn your system off, and then exit. The next time you boot your system up, the new configured system values will take place.

Note: you can also press <F10> to enable this operation.

Discard Changes and Exit

Exit system setup without saving any changes. You can also press <ESC> to activate this function.

Load Optimal Defaults

When you press <Enter> on this option, a message dialog box will appear asking for your confirmation:

Load Optimal Defaults? [OK] [Cancel]

Press [OK] to load the BIOS Optimal Default values for all the setup options.

You can also press <F9> key to enable this operation.

3.7 Beep Sound codes list

3.7.1 Boot Block Beep Codes

Number of Beeps	Description
1	Insert diskette in floppy drive A:
2	'AMIBOOT.ROM' file not found in root directory of diskette in A:
4	Flash Programming successful
5	Floppy read error
6	Keyboard controller BAT command failed
7	No Flash EPROM detected
8	Floppy controller failure
9	Boot Block BIOS checksum error
10	Flash Erase error
11	Flash Program error
12	'AMIBOOT.ROM' file size error
13	BIOS ROM image mismatch (file layout does not match image present in flash device)

3.7.2 POST BIOS Beep Codes

Number of Beeps	Description
1	Memory refresh timer error.
2	Parity error in base memory (first 64KB block)
4	Motherboard timer not operational
5	Processor error
6	8042 Gate A20 test error (cannot switch to protected mode)
7	General exception error (processor exception interrupt error)
8	Display memory error (system video adapter)
9	AMIBIOS ROM checksum error
10	CMOS shutdown register read/write error
11	Cache memory test failed

3.7.3 Troubleshooting POST BIOS Beep Codes

Number of Beeps	Description
1, 2 or 3	Reseat the memory, or replace with known good modules.
4-7, 9-11	 Fatal error indicating a serious problem with the system. Consult your system manufacturer. Before declaring the motherboard beyond all hope, eliminate the possibility of interference by a malfunctioning add-in card. Remove all expansion cards except the video adapter. If beep codes are generated when all other expansion cards are absent, consult your system manufacturer's technical support. If beep codes are not generated when all other expansion cards is causing the malfunction. Insert the cards back into the system one at a time until the problem
8	If the system video adapter is an add-in card, replace or reset the video adapter. If the video adapter is an integrated part of the system board, the board may be faulty.

3.8 AMI BIOS Checkpoints

3.8.1 Bootblock Initialization Code Checkpoints

The Bootblock initialization code sets up the chipset, memory and other components before system memory is available. The following table describes the type of checkpoints that may occur during the bootblock initialization portion of the BIOS (*Note*):

Checkpoint	Description
Before D0	If boot block debugger is enabled, CPU cache-as-RAM functionality is enabled at this point. Stack will be enabled from this point.
D0	Early Boot Strap Processo (BSP) initialization like microcode update, frequency and other CPU critical initialization. Early chipset initialization is done.
D1	Early super I/O initialization is done including RTC and keyboard controller. Serial port is enabled at this point if needed for debugging. NMI is disabled. Perform keyboard controller BAT test. Save power-on CPUID value in scratch CMOS. Go to flat mode with 4GB limit and GA20 enabled.
D2	Verify the boot block checksum. System will hang here if checksum is bad.
D3	Disable CACHE before memory detection. Execute full memory sizing module. If memory sizing module is not executed, start memory refresh and do memory sizing in Boot block code. Do additional chipset initialization. Re-enable CACHE. Verify that flat mode is enabled.
D4	Test base 512KB memory. Adjust policies and cache first 8MB. Set stack.
D5	Bootblock code is copied from ROM to lower system memory and control is given to it. BIOS now executes out of RAM. Copy compressed boot block code to memory in right segments. Copy BIOS from ROM to RAM for faster access. Perform main BIOS checksum and update recovery status accordingly.

D6	Both key sequence and OEM specific method are checked to determine if BIOS recovery is forced. If BIOS recovery is necessary, control flows tocheckpoint E0. See <i>Bootblock</i> <i>Recovery Code Checkpoints</i> section of document for more information.
D7	Restore CPUID value back into register. The Bootblock- Runtime interface module is moved to system memory and control is given to it. Determine whether to execute serial flash.
D8	The Runtime module is uncompressed into memory. CPUID information is stored in memory.
D9	Store the Uncompressed pointer for future use in PMM. Copying Main BIOS into memory. Leaves all RAM below 1MB Read-Write including E000 and F000 shadow areas but closing SMRAM.
DA	Restore CPUID value back into register. Give control to BIOS POST (ExecutePOSTKernel). See POST Code Checkpoints section of document for more information.
DC	System is waking from ACPI S3 state
E1 - E8 EC - EE	OEM memory detection/configuration error. This range is reserved for chipset vendors & system manufacturers. The error associated with this value may be different from one platform to the next.

3.8.2 Bootblock Recovery Code Checkpoints

The Bootblock recovery code gets control when the BIOS determines that a BIOS recovery needs to occur because the user has forced the update or the BIOS checksum is corrupt. The following table describes the type of checkpoints that may occur during the Bootblock recovery portion of the BIOS (*Note*):

Checkpoint	Description
E0	Initialize the floppy controller in the super I/O. Some interrupt vectors are initialized. DMA controller is initialized. 8259 interrupt controller is initialized. L1 cache is enabled.
E9	Set up floppy controller and data. Attempt to read from floppy.
EA	Enable ATAPI hardware. Attempt to read from ARMD and ATAPI CDROM.
EB	Disable ATAPI hardware. Jump back to checkpoint E9.
EF	Read error occurred on media. Jump back to checkpoint EB.
F0	Search for pre-defined recovery file name in root directory.
F1	Recovery file not found.
F2	Start reading FAT table and analyze FAT to find the clusters occupied by the recovery file.
F3	Start reading the recovery file cluster by cluster.
F5	Disable L1 cache.
FA	Check the validity of the recovery file configuration to the current configuration of the flash part.
FB	Make flash write enabled through chipset and OEM specific method. Detect proper flash part. Verify that the found flash part size equals the recovery file size.
F4	The recovery file size does not equal the found flash part size.

FC	Erase the flash part.
FD	Program the flash part.
FF	The flash has been updated successfully. Make flash write disabled. Disable ATAPI hardware. Restore CPUID value back into register. Give control to F000 ROM at F000:FFF0h.

3.8.3 POST Code Checkpoints

The POST code checkpoints are the largest set of checkpoints during the BIOS pre-boot process. The following table describes the type of checkpoints that may occur during the POST portion of the BIOS (*Note*):

Checkpoint	Description
03	Disable NMI, Parity, video for EGA, and DMA controllers. Initialize BIOS, POST, Runtime data area. Also initialize BIOS modules on POST entry and GPNV area. Initialized CMOS as mentioned in the Kernel Variable "wCMOSFlags."
04	Check CMOS diagnostic byte to determine if battery power is OK and CMOS checksum is OK. Verify CMOS checksum manually by reading storage area. If the CMOS checksum is bad, update CMOS with power-on default values and clear passwords. Initialize status register A. Initializes data variables that are based on CMOS setup questions. Initializes both the 8259 compatible PICs in the system
05	Initializes the interrupt controlling hardware (generally PIC) and interrupt vector table.
06	Do R/W test to CH-2 count reg. Initialize CH-0 as system timer.Install the POSTINT1Ch handler. Enable IRQ-0 in PIC for system timer interrupt. Traps INT1Ch vector to "POSTINT1ChHandlerBlock."
07	Fixes CPU POST interface calling pointer.
08	Initializes the CPU. The BAT test is being done on KBC. Program the keyboard controller command byte is being done after Auto detection of KB/MS using AMI KB-5.
C0	Early CPU Init Start Disable Cache – Init Local APIC
C1	Set up boot strap processor Information
C2	Set up boot strap processor for POST
C5	Enumerate and set up application processors
C6	Re-enable cache for boot strap processor

C7	Early CPU Init Exit	
0A	Initializes the 8042 compatible Key Board Controller.	
0B	Detects the presence of PS/2 mouse.	
0C	Detects the presence of Keyboard in KBC port.	
0E	Testing and initialization of different Input Devices. Also, update the Kernel Variables. Traps the INT09h vector, so that the POST INT09h handler gets control for IRQ1. Uncompress all available language, BIOS logo, and Silent logo modules.	
13	Early POST initialization of chipset registers.	
20	Relocate System Management Interrupt vector for all CPU in the system.	
24	Uncompress and initialize any platform specific BIOS modules. GPNV is initialized at this checkpoint.	
2A	Initializes different devices through DIM. See DIM Code Checkpoints section of document for more information.	
2C	Initializes different devices. Detects and initializes the video adapter installed in the system that have optional ROMs.	
2E	Initializes all the output devices.	
31	Allocate memory for ADM module and uncompress it. Give control to ADM module for initialization. Initialize language and font modules for ADM. Activate ADM module.	
33	Initializes the silent boot module. Set the window for displaying text information.	
37	Displaying sign-on message, CPU information, setup key message, and any OEM specific information.	

38	Initializes different devices through DIM. See DIM Code Checkpoints section of document for more information. USB controllers are initialized at this point.		
39	Initializes DMAC-1 & DMAC-2.		
ЗA	Initialize RTC date/time.		
3В	Test for total memory installed in the system. Also, Check for DEL or ESC keys to limit memory test. Display total memory in the system.		
3C	Mid POST initialization of chipset registers.		
40	Detect different devices (Parallel ports, serial ports, and coprocessor in CPU, etc.) successfully installed in the system and update the BDA, EBDAetc.		
52	Updates CMOS memory size from memory found in memory test. Allocates memory for Extended BIOS Data Area from base memory. Programming the memory hole or any kind of implementation that needs an adjustment in system RAM size if needed.		
60	Initializes NUM-LOCK status and programs the KBD typematic rate.		
75	Initialize Int-13 and prepare for IPL detection.		
78	Initializes IPL devices controlled by BIOS and option ROMs.		
7C	Generate and write contents of ESCD in NVRam.		
84	Log errors encountered during POST.		
85	Display errors to the user and gets the user response for error.		
87	Execute BIOS setup if needed / requested. Check boot password if installed.		
8C	Late POST initialization of chipset registers.		
8D	Build ACPI tables (if ACPI is supported)		
8E	Program the peripheral parameters. Enable/Disable NMI as selected		
90	Initialization of system management interrupt by invoking all handlers. Please note this checkpoint comes right after checkpoint 20h		
A1	Clean-up work needed before booting to OS.		

A2	Takes care of runtime image preparation for different BIOS modules. Fill the free area in F000h segment with 0FFh. Initializes the Microsoft IRQ Routing Table. Prepares the runtime language module. Disables the system configuration display if needed.
A4	Initialize runtime language module. Display boot option popup menu.
A7	Displays the system configuration screen if enabled. Initialize the CPU's before boot, which includes the programming of the MTRR's.
A9	Wait for user input at config display if needed.
AA	Uninstall POST INT1Ch vector and INT09h vector.
AB	Prepare BBS for Int 19 boot. Init MP tables.
AC	End of POST initialization of chipset registers. De-initializes the ADM module.
B1	Save system context for ACPI. Prepare CPU for OS boot including final MTRR values.
00	Passes control to OS Loader (typically INT19h).

3.8.4 DIM Code Checkpoints

The Device Initialization Manager (DIM) gets control at various times during BIOS POST to initialize different system busses. The following table describes the main checkpoints where the DIM module is accessed ^(Note):

Checkpoint	Description
2A	Initialize different buses and perform the following functions: Reset, Detect, and Disable (function 0); Static Device Initialization (function 1); Boot Output Device Initialization (function 2). Function 0 disables all device nodes, PCI devices, and PnP ISA cards. It also assigns PCI bus numbers. Function 1 initializes all static devices that include manual configured onboard peripherals, memory and I/O decode windows in PCI-PCI bridges, and noncompliant PCI devices. Static resources are also reserved. Function 2 searches for and initializes any PnP, PCI, or AGP video devices.
38	Initialize different buses and perform the following functions: Boot Input Device Initialization (function 3); IPL Device Initialization (function 4); General Device Initialization (function 5). Function 3 searches for and configures PCI input devices and detects if system has standard keyboard controller. Function 4 searches for and configures all PnP and PCI boot devices. Function 5 configures all onboard peripherals that are set to an automatic configuration and configures all remaining PnP and PCI devices.

While control is in the different functions, additional checkpoints are output to port 80h as a word value to identify the routines under execution. The low byte value indicates the main POST Code Checkpoint. The high byte is divided into two nibbles and contains two fields. The details of the high byte of these checkpoints are as follows:

HIGH BYTE XY

The upper nibble "X" indicates the function number that is being executed. "X" can be from 0 to 7.

- 0 = func#0, disable all devices on the BUS concerned.
- 2 = func#2, output device initialization on the BUS concerned.
- 3 = func#3, input device initialization on the BUS concerned.
- 4 = func#4, IPL device initialization on the BUS concerned.
- 5 = func#5, general device initialization on the BUS concerned.
- 6 = func#6, error reporting for the BUS concerned.
- 7 = func#7, add-on ROM initialization for all BUSes.
- 8 = func#8, BBS ROM initialization for all BUSes.

The lower nibble 'Y' indicates the BUS on which the different routines are being executed. 'Y' can be from 0 to 5.

- 0 = Generic DIM (Device Initialization Manager).
- 1 = On-board System devices.
- 2 = ISA devices.
- 3 = EISA devices.
- 4 = ISA PnP devices.
- 5 = PCI devices.

3.8.5 ACPI Runtime Checkpoints

ACPI checkpoints are displayed when an ACPI capable operating system either enters or leaves a sleep state. The following table describes the type of checkpoints that may occur during ACPI sleep or wake events (*Note*):

Checkpoint	Description
AC	First ASL check point. Indicates the system is running in ACPI mode.
AA	System is running in APIC mode.
01, 02, 03, 04, 05	Entering sleep state S1, S2, S3, S4, or S5.
10, 20, 30, 40, 50	Waking from sleep state S1, S2, S3, S4, or S5.

Note:

Please note that checkpoints may differ between different platforms based on system configuration. Checkpoints may change due to vendor requirements, system chipset or option ROMs from add-in PCI devices. This page is intentionally left blank.

Appendix

Appendix A: I/O Port Address Map

Each peripheral device in the system is assigned a set of I/O port addresses which also becomes the identity of the device.

The following table lists the I/O port addresses used.

0000h - 0000Fh	DMA Controller
0080h - 009Fh	DMA Controller
00C0h - 00DFh	DMA Controller
0020h, 0021h	Programmable Interrupt Controller
00A0h, 00A1h	Programmable Interrupt Controller
0040h - 0043h	System Timer
0044h - 0047h	System Timer
0060h - 0064h	Keyboard Controller
0070h - 0073h	System CMOS/Real Time Clock
00F0h - 00FFh	Math Co-Processor
01F0h-01F7h	Primary IDE
0274h-0277h	ISAPNP Read Data Port
0279h , 0A79h	ISAPnP Configuration
02F8h-02FFh	COM_2 (If use)
0378h-037Ah	Parallel Port (If use)
03B0h-03BFh	MDA/MGA
03C0h-03CFh	EGA/VGA
03D4h-03D9h	CGA CRT register
03F0h-03F7h	Floppy Diskette
03F6h-03F6h	Primary IDE
03F8h-03FFh	COM_1 (If use)
0400h-041F	South Bridge SMB
04D0h-04D1h	IRQ Edge/level control ports
0500h-053Fh	South Bridge GPIO
0800h-087Fh	ACPI
0A00h-0A07h	PME

0A10h-0A17h	Hardware Monitor
0CF8h	PCI Configuration address
0CFCh	PCI Configuration Data

Appendix B: BIOS Memory Map

Item	Address	Description
1	00000h-9FFFFh	DOS Kernel Area
2	A0000h,BFFFFh	EGA and VGA Video Buffer (128KB)
3	C0000h-CFFFFh	EGA/VGA ROM
4	D0000h-DFFFFh	Adaptor ROM
5	E0000h-FFFFFh	System BIOS

Appendix C: Interrupt Request Lines (IRQ)

Peripheral devices use interrupt request lines to notify CPU for the service required. The following table shows the IRQ used by the devices on board.

Level	Function
IRQ 00	System Timer
IRQ 01	Standard 101/102-Key or Microsoft Natural PS/2 Keyboard
IRQ 02	VGA and Link to Secondary PIC
IRQ 03	Communications Port (COM2)
IRQ 04	Communications Port (COM1)
IRQ 05	PCI Device
IRQ 06	Standard floppy disk controller
IRQ 07	Parallel Port
IRQ 08	System CMOS/real time clock
IRQ 09	Microsoft ACPI-Compliant System
IRQ 10	PCI Device
IRQ 11	PCI Device
IRQ 12	PS/2 Compatible Mouse
IRQ 13	PFY exception
IRQ 14	Primary IDE Channel
IRQ 15	PCI Device

Appendix D: Digital I/O Setting

Below are the source codes written in assembly & C, please take them for Digital I/O application examples. The default I/O address is 6Eh.

Assembly Code

	mov mov mov out	ax,402h dx,ax al,00h dx,al	; clear i2c bus
	mov mov mov out	ax,400h dx,ax al,0ffh dx,ax	; clear i2c bus status
	mov mov mov out	ax,404h dx,ax al,06eh dx,ax	; Set I2C Device Address=6eh
	mov mov mov out	ax,403h dx,ax al,010h dx,ax	;select GPIO 1 (index=10h)
	mov mov mov out	ax,405h dx,ax al,0ffh dx,ax	;Set all GPIO 1 pin as output
	mov mov mov out	ax,402h dx,ax al,048h dx,ax	;start write, active
;	mov mov mov out	ax,402h dx,ax al,00h dx,al	; clear i2c bus

	mov mov mov out	ax,400h dx,ax al,0ffh dx,ax	; clear i2c bus status
	mov	ax,404h	
	mov	dx,ax	
	out	dx.ax	: Set I2C Device Address=6eh
			,
	mov	ax,403h	
	mov	dx,ax	
	mov	al,020n	valuet CDIO 2 (index-20h)
	out	dx,ax	;select GPIO 2 (Index=20n)
	mov	ax,405h	
	mov	dx,ax	
	mov	al,0ffh	
	out	dx,ax	;Set all GPIO 2 pin as output
	mov	ax,402h	
	mov	dx,ax	
	mov	al,048h	
	out	dx,ax	;start write, active
;			
	mov	ax,402h	
	mov	dx,ax	
	mov	al,00h	
	out	dx,al	; clear I2c bus
	mov	ax,400h	
	mov	dx,ax	
	mov	al,0ffh	
	out	dx,ax	; clear i2c bus status
	mov	ax,404h	
	mov	dx,ax	
	mov	al,06eh	
	out	dx,ax	; Set I2C Device Address=6eh
	mov	ax,403h	
	mov	dx,ax	
	mov	al,011h	
	out	dx,ax	;select GPIO 1 data register (index=11h)

	mov mov mov out	ax,405h dx,ax al,0ffh dx,ax	;Set all GPIO 1 data = high
	mov mov mov out	ax,402h dx,ax al,048h dx,ax	;start write, active
;	mov mov mov out	ax,402h dx,ax al,00h dx,al	; clear i2c bus
	mov mov mov out	ax,400h dx,ax al,0ffh dx,ax	; clear i2c bus status
	mov mov mov out	ax,404h dx,ax al,06eh dx,ax	; Set I2C Device Address=6eh
	mov mov mov out	ax,403h dx,ax al,021h dx,ax	;select GPIO 2 Data register (index=21h)
	mov mov mov out	ax,405h dx,ax al,0ffh dx,ax	;Set all GPIO 2 data = High
	mov mov mov out	ax,402h dx,ax al,048h dx,ax	;start write, active

C Language Code

/* #include #include #include	Include Header Area*/ "math.h" "stdio.h" "dos.h"
/* void mai {	routing, sub-routing*/ n(int argc, char *argv[])
	<pre>int SMB_PORT_AD = 0x400; int SMB_DEVICE_ADD = 0x6e; /*75111R's Add=6eh */ int i,j;</pre>
/*	Index x0, GPIO1x Output pin control, Set all pin as output */ SMB_Byte_WRITE(SMB_PORT_AD,SMB_DEVICE_ADD,0x10,0xff); SMB_Byte_WRITE(SMB_PORT_AD,SMB_DEVICE_ADD,0x20,0xff); delay(10);
/*	Index x1, GPIO1x Output Data value, all low */ SMB_Byte_WRITE(SMB_PORT_AD,SMB_DEVICE_ADD,0x11,0x00); SMB_Byte_WRITE(SMB_PORT_AD,SMB_DEVICE_ADD,0x21,0x00);
	delay(3000);
/*	Index x1, GPIO1x Output Data value, all high*/ SMB_Byte_WRITE(SMB_PORT_AD,SMB_DEVICE_ADD,0x11,0xff); SMB_Byte_WRITE(SMB_PORT_AD,SMB_DEVICE_ADD,0x21,0xff);
	delay(3000);
/* /*	printf("Digital I/O pin 7,5,3,1 ouput high\n"); */ Index x1, GPIO1x Output Data value */ SMB_Byte_WRITE(SMB_PORT_AD,SMB_DEVICE_ADD,0x11,0xAA); SMB_Byte_WRITE(SMB_PORT_AD,SMB_DEVICE_ADD,0x21,0xAA);
	delay(3000);
/* /*	printf("Digital I/O pin 6,4,2,0 ouput high\n"); */ Index 11, GPIO1x Output Data value */ SMB_Byte_WRITE(SMB_PORT_AD,SMB_DEVICE_ADD,0x11,0x55); SMB_Byte_WRITE(SMB_PORT_AD,SMB_DEVICE_ADD,0x21,0x55); delay(1500);

Appendix

}

}

This page is intentionally left blank.