# Automated Synthesis from HDL models

Leonardo (Mentor Graphics), Design Compiler (Synopsys)

### ASIC Design Flow



IC Mask Data/FPGA Configuration File

### Project directory structure



### Automated synthesis



#### Leonardo – ASIC synthesis flow



### Synthesis design flow



# Synthesis steps

- 1. Load technology library into database
- 2. Analyze design
  - Load HDL models into database, check for synthesizable models
- 3. Elaborate design

- Technology-independent circuit (random & structured logic)
- 4. Specify design constraints (timing, area)
- 5. Compile/optimize design
  - Optimize for the loaded technology library
  - Repeat as necessary to meet constraints
- 6. Generate technology-specific netlist(s)
- 7. Generate simulation timing data (SDF file)
- 8. Generate reports (cells, area, timing)

# LeonardoSpectrum Documentation

#### To access documentation (Linux):

In .bashrc file:

export EXEMPLAR=/linux\_apps/mentor/LeonardoSpectrum/2014a export LEO\_DOCS=\$EXEMPLAR/doc/\_bk\_leospec.pdf

- From command line: mgcdocs \$LEO\_DOCS
- In GUI access documents from the help menu

#### Main Documents:

- User's manual
- Reference Manual (Command summaries)
- HDL Synthesis Manual (VHDL/Verilog for synthesis)
- Synthesis and Technology Manual (ASIC/FPGA-specific)

# Invoking LeonardoSpectrum

- I. Invoke command line version (Linux): spectrum
  - "Spectrum" is command-line version for Linux
  - To execute command file after startup: spectrum –file mycommands.tcl
- 2. To invoke GUI version: leonardo
  - Execute most commands interactively
  - Can save "transcript" to use as basis for command file

### LeonardoSpectrum synthesis example

- Load technology library: tsmc035 (ASIC)
- Load design file: modulo7.vhd
- Specify constraints: clock freq, delays, etc.
- Optimization: effort, performance vs. area
- Write synthesized netlist output(s):
  - modulo7\_0.vhd :VHDL netlist for ModelSim & DFT
  - modulo7.v :Verilog netlist for import into DA-IC
  - modulo7.sdf : For ModelSim to study timing
  - modulo7.edf : EDIF netlist for 3<sup>rd</sup> party tool (Xilinx)

# Behavioral model to be synthesized

```
-- modulo-7 counter with asynchronous reset and synchronous load/count
library ieee; use ieee.std_logic_l164.all; use ieee.numeric_std.all;
entity modulo7 is
port( count, load, reset, clk: in std logic;
     I: in unsigned(2 downto 0); -- "unsigned" form of std logic vector
     Q: out unsigned(2 downto 0)); -- defined in IEEE "numeric std" package
end modulo7:
architecture Behave of modulo7 is
   signal Q s: unsigned(2 downto 0);
begin
   process (reset, clk) begin
       if (reset='0') then Q s <= "000"; -- async reset
       elsif (clk'event and (clk='1')) then
           if (count = '1') and (Q s = "110") then Q s <= "000"; -- count rolls over
           elsif (count='l') then Q s \leq Q s + l; -- increment count
           elsif (load='l') then Q s \le l; -- synchronous load
           end if:
       end if:
   end process;
   Q<=Q s; -- drive the outputs
end:
```

# Synthesized netlist (1)

- -- Definition of modulo7
- -- Thu Sep 21 10:48:09 2006
- -- LeonardoSpectrum Level 3, 2005a.82

```
library IEEE;
use IEEE.STD_LOGIC_II64.all;
```

```
entity modulo7 is
port (
    count : IN std_logic ;
    load : IN std_logic ;
    reset : IN std_logic ;
    clk : IN std_logic ;
    I : IN std_logic_vector (2 DOWNTO 0) ;
    Q : OUT std_logic_vector (2 DOWNTO 0)) ;
end modulo7 ;
```

### Synthesized netlist (2)

```
architecture Behave of modulo7 is
 signal Q 2 EXMPLR, Q I EXMPLR, Q 0 EXMPLR, NOT reset, nx4, nx14, nx22,
   nx48, nx60, nx169, nx179, nx189, nx202, nx204, nx208, nx212, nx214,
   nx218, nx225, nx228, nx230: std logic;
begin
 Q(2) \leq Q 2 EXMPLR;
 Q(I) \leq Q^{T} = Q^{T} = EXMPLR;
 Q(0) \leq Q = Q = 0 EXMPLR;
 ix170 : mux21_ni port map (Y=>nx169, A0=>nx14, A1=>Q_0_EXMPLR, S0=>nx225);
 ix15:oai22 port map (Y=>nx14, A0=>Q 0 EXMPLR, A1=>nx202, B0=>nx230,
                      BI=>count);
 ix203 : nand02 port map (Y=>nx202,A0=>count,A1=>nx204);
 ix205 : nand04 port map (Y = 204, A0 = 200, A1 = 202, BXMPLR,
                         A2=>Q I EXMPLR, A3=>nx228);
 ix180:oai32 port map (Y=>nx179,A0=>nx208,A1=>count,A2=>load,
                        B0=>nx212, B1=>nx225);
 Q_2_EXMPLR_EXMPLR : dffr port map ( Q = Q_2_EXMPLR, QB = nx208, D = nx179,
                                     CLK=>clk, R=>NOT reset);
```

## Synthesized netlist (3)

ix211 : inv01 port map (Y=>NOT reset, A=>reset); ix213: aoi22 port map (Y=>nx212,A0=>I(2),A1=>nx214,B0=>nx22,B1=>nx4); ix216: inv01 port map (Y=>nx214,A=>count); ix219 : nand02 port map ( $Y = nx218, A0 = Q_1 EXMPLR, A1 = Q_0 EXMPLR$ );  $Q_I$  EXMPLR EXMPLR : dffr port map (  $Q = Q_I$  EXMPLR, QB = OPEN, D = nx189, CLK = clk, R = NOT reset);  $ix190 : mux21_ni port map (Y=>nx189,A0=>nx60,A1=>Q_1_EXMPLR, S0=>nx225);$ ix61:ao32 port map (Y=>nx60,A0=>nx48,A1=>nx218,A2=>nx4,B0=>I(1),  $BI = 2nx^{2} I_{4};$ ix49: or02 port map (Y=>nx48,A0=>Q\_0\_EXMPLR,A1=>Q\_1\_EXMPLR); ix226 : nor02\_2x port map (Y=>nx225,A0=>count,A1=>load); Q 0 EXMPLR EXMPLR : dffr port map ( $Q = Q_0 EXMPLR$ , QB = nx228, D = nx169, CLK=>clk, R=>NOT reset); ix231: inv01 port map (Y=>nx230,A=>I(0)); ix5 : inv01 port map (Y=>nx4,A=>nx202); ix23 : xor2 port map (Y = >nx22, A0 = >nx208, A1 = >nx218);end Behave;

#### Leonardo Main Window

1.10. 1003	Menu Bar	Banner	IoolBar	2	Information window
§ Exemplar	<i>Lonic</i> - Leonardo	Spectrum Level 3 - I	Command Lin	el	_ 1
峰 🗊 Edit	View Tools	<u>W</u> indow <u>H</u> elp			
35 🙆 🕅 🛦			18 18	58	
Ouide Setup				Info: 1 Session	License passed in history will be lowned to file 'Bu/B
Bun the entire f	flow from this one conde	nsed page. Specify your sou	rce files(s).	Info, 1	Working Directory is now 'E:\Exemplar\
technology and	d desired frequency, the	n press Run Flow.		<ul> <li>Info: 1</li> </ul>	Loading Exemplar Blocks file: E:\Exemp
Technology		- Input		Leonari	es will be logged to file 'E:/Exemplar doSpectrum Level 3 - v20001a2.72 (Rele
				Copyri	ght 1990-2000 Exemplar Logic, Inc. Al
B-FPGA/CF	10			1.	
		To state D			
		Tip of the Day			×
					ок
		🛛 😻 Did you know			bi
Device:		Want to get great synth	hesis results fast a	ind	Effext tib
	7	easy? Use the "Quick:	Setup" Flow Fab.		Erevious Tip
Speed Grad	e:				
	<u>×</u>				
Constantiate					
- Constraints -	Clock Frequency	☑ Show Tips at Startup			
- Orfmire		inis			
E Extende	st Optimization Effort	E Preserve Hierarchy			
- Output					
Output File:					
Place And R	oute				
E Sumintes	rated Place and Flaster				
		10 m 1			
alatistish ora	- Bodes	Harleox		Transcript	Fitered Transcript
					Working Directory:/v20001a2\dema Line 16 Cc
Peady Ready					
Ready					
Ready					



Spectrum commands/attributes/variables

- Enter "commands" at the command prompt
  - More efficient to read commands from a Tcl script file.
- A "variable" specifies a global constraint, directive, etc.
  - Tcl "set" and "unset" commands change variables set voltage 3.3
- An "attribute" is information attached to an object in the memory design database.
  - > Allows user to fine-tune the process at the object level.
  - Set with Tcl "set\_attribute" command (also "unset\_attribute)
  - An attribute has: owner, name, value
  - Example:

set\_attribute -net nl -name max\_fanout\_load -value 10

# Technology library (ASIC)

- Load synthesis library for target technology into memory
  - Command example: load\_library technology-name
    - Default location: \$EXEMPLAR/lib/technology-name.syn
- Command to load ADK TSMC 0.35µm (350nm) library:
  - Ioad\_library \$EXEMPLAR/lib/tsmc035\_typ

#### Available ADK libraries:

- tsmc035\_typ.syn use for course projects
- tsmc025\_typ.syn
- tsmc018\_typ.syn
- amil2\_typ.syn
- ami05\_typ.syn
- gdk.syn

# Technology library (ASIC) variables

- Technology variables affect delay calculations ("delay derating factors")
  - Use tech library defaults if variables not set
  - set voltage 2.5 (volts)
  - set temp 40 (degrees celsius/centigrade)
  - ▶ set process I (process variation # if available)



### Technology Tab (FPGA)

Specify:

part, speed grade, wire load, use of IOB registers



### Load a design into the database

- Analyze syntax check and build database
  - Input VHDL and/or Verilog models
  - check dependencies & resolve generics/parameters
- Elaborate synthesize to generic gates and black boxes
  - technology-independent gates
  - operators (arithmetic, relational, etc.) recognized and implemented with "black boxes" (no logic in them yet)



Read command does analyze + elaborate + pre-optimize

## Analyze Command

#### analyze {fl.vhd src/f2.vhd "top file.vhd"}

- Read and analyze into default memory database library "work"
- ListVHDL files in <u>bottom-up</u> order <u>top level last</u>
- Use quotes if embedded spaces in file name: "top file.vhd"
- Include directory if necessary: src/f2.vhd
- Analyze command switches:
  - -format vhdl (or verilog) [defaultVHDL if file ext = .vhd/.vhdl or Verilog if file ext = .v/.verilog]
  - -work lib\_name [lib where design to be stored (default = "work".)
     Different libraries might be used for comparing designs]
- Examples:
  - analyze {src/f1.vhd src/f2.vhd}
  - analyze {src/f1.vhd src/f2.vhd} –work lib\_version1

### Elaborate Command

- "Elaborate" a design currently in the memory database producing tech-independent circuit
  - elaborate divider ["divider" = VHDL entity/Verilog module]
  - Switches
    - -single\_level [only do top level for bottom-up design]
    - -architecture al [if other than most recently analyzed]
    - -work lib\_name [if name other than work]
    - -generics { size=9 use\_this=TRUE initval="10011" }
       List format is { generic=value generic=value .... }
    - -parameters [format same as generics]

### Read command

Performs <u>both</u> analyze and elaborate steps

- read {f1.vhd src/f2.vhd "top file.vhd"}
- Same switches as *analyze* and *elaborate* commands, plus:
  - -dont\_elaborate {fl.vhd} do analysis but not elaborate
- GUI: Input Flow Tab can be used to run read/analyze/elaborate
  - Uncheck "Run Elaborate" box for analyze only
  - Uncheck "Run Pre-Optimization" to skip that step for now
  - Select other analyze/elaborate options via the "Power Tabs"



## Elaborate & VHDL Options Power Tabs

Technology Input Constraints	Optimize   Report   Output   Pla
Top level designs	filter_top
Architecture	struct
Work library to place designs in	
Haremeters	
Generics	data_width=5
Elaborate the top level design	only
Technology Input Congraints O	ptimize Report Output Place & Route
Top Entity <sup>10p</sup>	
Architecture 10p_8rCh	
Generic data_width=8	
© VHDL 93 C VHD	DL_87



Elaborate: Select: top-level design name, architecture, work library, generics, top-level only

> VHDL Options: Select VHDL 87 instead of 93

Other power tabs for other formats (Verilog, SDL, etc.)

## Global constraint variables

- Affect design decisions
  - set max\_fanout\_load 5
    - Global limit on max inputs driven by one output
    - Leonardo splits nets or adds buffers as needed (but buffers add delay)
  - Override with max\_fanout\_load attribute on a net: set\_attribute --net nl --name max\_fanout\_load --value 10 Constrains only net "nl"
  - set max\_fanin 5
  - set max\_cap\_load 4
  - set max\_transition 1.2
  - set max\_pt 8 (max # product terms in a sum)

### Load and Drive Constraint Attributes

- output\_load value out\_signal1 out\_signal2 ... output\_fanout value out\_signal1 out\_signal2 ...
  - # unit loads/fanout loads driven by the output
  - Use to calculate delays/drive capability
  - May need buffers on selected outputs
- input\_max\_load value in\_signal1 in\_signal2 ... input max fanout value in signal1 in signal2 ...
  - Max unit loads/fanout load presented to a circuit input
  - May need inserted buffers to reduce loads
- input\_drive value in\_signal1 in\_signal2 ...
  - Additional delay in ns/unit load for an input port

## **Balancing Loads**

- Resolve load violations throughout the design
  - Fix loads after changing attributes, without rerunning optimize
    - Load balancing always done as part of optimize
  - Pays attention to OUTPUT\_LOADS, OUTPUT\_FANOUTS
- Mostly used at boundaries of hierarchical modules
  - Optimize balances loads within modules
- Command:

balance\_loads [design-name] [-single]

### Wire Load Table (not used with ADK/GDK)

- Use to estimate routing delays
  - Exact delays known only after place and route)
  - Function of cell sizes and fanouts
- Table of RC values estimated from net lengths in previous projects (provided by vendor)
- Variables:
  - wire\_load\_library name
    - (lib to which designed mapped or NIL)
  - wire\_table name (if named table loaded)
  - wire\_tree (best,balanced,worst, or not set)
  - wire\_load\_mode (top, segmented)

## **Timing Constraints**

- Simple: specify target clock frequency
- Advanced: specify globally or on specific blocks
  - Clock: period/frequency, pulse width, duty cycle
  - Input: arrival time, transition times, driver strength
  - Output: required time, transition times

(required time - arrival time = "slack")



#### Clock-related constraints

- > clock\_cycle <clock\_period> <primary\_input\_port>
- > pulse\_width <clock\_pulse\_width> <primary\_input\_port>
- > clock\_offset <clock\_offset> <primary\_input\_port>

(offset from time 0 - "skew")



#### Clock constraint examples



#### <u>Global</u>

#### Clock constraints Frequency/period Delay constraints Path delays

These apply to the entire design, except for objects for which attributes have been defined that specify other clock values.

	Technology	Input	Constraints	Optimize	Report	Output		
	Specify clock frequency, clock cycle, and global path constraints for the entire The smallest design for a given frequency is then created. All paths between p registers are constrained to one clock period. You can customize delays between and registers by specifying a Maximum Delay between each. The clock refere zero.							
Specify Clock Frequency:					MHz			
	Specify Clock Period:				ns			
	-O Specify	Maximu	im Delay Betw	een all: —				
	Input Ports to Registers:				ns			
	Registers to Registers:				ns			
	Registers to Output Ports:				ns			
	Inputs to Outputs ns							
							1	
					A 1	1		
	Apply Help						Help	
	Global Clock A Input A Output A Signal A Module A Report /							



## Timing Constraint Variables

- Four delay "variables" can be specified:
  - Input pin to output pin (through combinational logic)
  - Input pin to register (1/2 clock period typical)
     Register to output pin (1/2 clock period typical)
     Sum = 1 period: FF in one block to FF in another block
- Register (from time it is clocked) to register (to meet setup time)

Examples: set register2register 8 set input2register 5







### Sequential circuit example



clock\_cycle 20 clka clock\_cycle 30 clkb arrival\_time 10.4 -clock clka in1 arrival\_time 6.4 -clock clkb in1 required\_time 1.6 -clock clka -min out1 required\_time 4.8 -clock clka -max out1

Required clock periods

Arrival at input pin from previous clock edge Setup time of output pin from next clock edge



#### Write a Constraint File

For subsequent synthesis and/or for physical place & route tool.

Technology	Input	Constraints	Optimize	Report	Output	
Constraint Sur	nmary:					
<						>
Constraint File	:					
						- 2
					Н	elp
	Global	$\lambda$ Clock $\lambda$ Inf	out 🔨 Output	) Signal	Module	Report
eady						

### Pre-optimization step

- Technology-independent logic optimization
  - Always done as part of optimize command
- pre\_optimize [<design\_name>]
  - [-common\_logic] share operators/primitives with common inputs – used in different clock cycles
  - [-unused\_logic] remove logic that doesn't affect outputs
  - [-extract] recognize counters, decoders, RAMs, ROMs
  - [-xor\_comparator\_optimize] factor common sub-expressions from wide XORs/comparators
  - [-single\_level] do top level only (default is all levels)
  - [-boundary] propagate constants (inputs tied high/low) from boundary, unused inputs, etc.

# Pre-Optimize Power Tab



Select specific design to pre-optimize

### Optimization step

#### Control optimization via:

- Timing constraints on I/O signals
- Input drive and capacitance and output load
- Definition on clocking schemes
- optimize <design> (default = current design)
  - effort quick (one pass) | standard (multiple passes) | remap
  - -area | -delay | -auto [optimize area (default), delay or both]
  - -hierarchy preserve | flatten | auto
  - -macro | -chip [-macro = ASIC block; -chip includes I/O pads]
  - -single\_level [optimize top only otherwise all levels]
  - -target <tech> [default is to use loaded synth library]
  - -io\_target <tech>

# Timing Optimization

- optimize\_timing [<design\_name>]
   [-through <node\_lists>] opt through these nodes
   [-force] use longest paths (ignores constraints)
   [-single\_level] top level only (o/w all levels)
   If no options: try to improve most critical paths within
   user-specified timing constraints
- Improve arrival\_time at end of each critical path
- Most effective if user specifies constraints:
  - Input arrival, output required times, clock
- Example: optimize all paths ending at signal out I optimize\_timing --through out I

#### Optimize Tab

Set variables for both optimize and optimize\_timing commands

Technology   Input   Constraints	Optimize Report Output
Select design to optimize:	
	Target Technology:
	Run type: Optimize C Beman
	Optimize Effort:
	Extended Uptimization Effort     Pass 1 Pass 2     Pass 3 Pass 4
	Optimize For: C Auto C Delay
	Hierarchy
	Add I/O Pads
	Run timing optimization
	Optimize Help
	e Timing 🔪 Advanced Settings 🖌

#### "Optimize Timing"

D

Technology Input Constraints Optimize Report Output	Technology Input Constraints Optimize Report Output
Select design to optimize:         Image: Design to optimize longest paths (no constraints)         Image: Design to optimize a single level of hierarchy	Advanced Optimization Options Do not use wire delay during delay calculations Allow converting of internal tri-states Allow transforming Set/Reset on DFFs and Latches Break combinational loops statically during timing analysis Bubble Tristates Operator Options Use technology specific module generation library Operator Select: Auto C Smallest C Small C Fast C Fastest Extract Clock Enables C Extract Counters Extract Decoders C Extract RAMs Extract ROMs
Optimize Help	Optimization CPU Limit: 0 minutes Auto Dissolve Limit: 50 Auto Dissolve Limit: 4 Minutes Apply Help

"Advanced Settings"

Save design to file(s)

write <file\_name>

[-format <format\_name>]
 VERILOG (.v), VHDL (.vhd), SDF (.sdf), EDIF (.edf)
[-downto <library\_name>]

don't write details of cells/primitives in library
[-silent] - no warnings or information messages
[-single\_level] -top level only (default is all levels)
[-design <design name>] -default is current design

#### **Examples:**

write –format VHDL mydesign.vhd write –format Verilog mydesign.v write –format SDF mydesign.sdf (Delay parameters for timing analysis)



#### Area reports

#### report\_area [<report\_file\_name>]

- [-cell\_usage] cell usage per instance in the design
- [-hierarchy] report each level of hierarchy separately
- [-all\_leafs] report on all leaf cells, including black boxes

#### Example:

#### report\_area -cell\_usage -hierarchy mult\_area.rpt

Generate a report showing all cell instances in each separate block in the design hierarchy. The report includes total number of primitive elements (std. cells) and equivalent area of each.

## Delay reports – design timing information

#### report\_delay [<report\_file\_name>] [-num\_paths <number>] - default 10 [-longest\_path] – sorted by longest first [-critical\_paths] – paths sorted by slack time [-end\_points] – report slack/arrival/required times at end points [-start\_points] - report slack/arrival/required times at start points [-clock\_frequency] [-no\_io\_terminals] [-no\_internal\_terminals] - only primary outputs [-show\_input\_pins] - gate inputs [-show\_nets] - net names + gate (pin) [-through <node\_list>] - paths through given nodes [-from <start\_points>] - paths starting at given points [-to <end points>] - paths ending at given points [-not\_through <node\_list>] - no paths through the given nodes [-show\_schematic <number>] Examples next page

### Delay report examples

#### report\_delay -critical\_paths -num\_paths I -clock\_frequency -show\_nets delay.rpt

Report the most critical path (-num\_paths I) and the max clock frequency, and list all nets along the path (default is to show gate outputs only).

#### report\_delay -longest\_path -num\_paths I -show\_nets -to [list PRODUCT\* DONE] outdelay.rpt

Report longest path from primary inputs or flip-flops to primary outputs PRODUCT\* and DONE. (Asterisk matches any character string, so PRODUCT\* matches PRODUCT(0), PRODUCT(1), ...)

#### report\_delay -longest\_path -num\_paths I -show\_nets -from [list MCAND\* START] indelay.rpt

Report longest path from primary inputs MCAND\* and START to flip flop inputs or primary outputs.