RENESAS

RL78/G12

RENESAS MCU

True Low Power Platform (as low as 63 µA/MHz), 1.8V to 5.5V operation, 2 to 16 Kbyte Flash, 31 DMIPS at 24MHz, for General Purpose Applications

1. OUTLINE

1.1 Features

Ultra-Low Power Technology

- 1.8V to 5.5V operation from a single supply
- Stop (RAM retained): 0.23µA, (LVD enabled): 0.31µA
- Snooze: 0.7mA (UART), 1.20mA (ADC)
- Operating: 63 µA /MHz

16-bit RL78 CPU Core

- Delivers 31 DMIPS at maximum operating frequency of 24MHz
- Instruction Execution: 86% of instructions can be executed in 1 to 2 clock cycles
- CISC Architecture (Harvard) with 3-stage pipeline
- Multiply Signed & Unsigned: 16 x 16 to 32-bit result in 1 clock cycle
- MAC: 16 x 16 to 32-bit result in 2 clock cycles
- 16-bit barrel shifter for shift & rotate in 1 clock cycle
- 1-wire on-chip debug function

Main Flash Memory

- Density: 2 KB to 16 KB
- Block size: 1KB
- On-chip single voltage flash memory with protection from block erase/writing

Data Flash Memory

- Data Flash with background operation
- Data flash size: 2 KB size options
- Erase Cycles: 1 Million (typ.)
- Erase/programming voltage: 1.8 V to 5.5 V

RAM

- 256 B to 1.5 KB size options
- · Supports operands or instructions
- Back-up retention in all modes

High-speed Oscillator Oscillator

- 24MHz with +/- 1% accuracy over voltage (1.8 V to 5.5 V) and temperature (-40°C to 85°C)
- Pre-configured settings: 24MHz, 16MHz, 12MHz, 8MHz, 4MHz & 1MHz

Reset and Supply Management

- Power-on reset (POR) monitor/generator
- Low voltage detection (LVD) with 12 setting options (Interrupt and/or reset function)

Data Memory Access (DMA) Controller

- Up to 2 fully programmable channels
- Transfer unit: 8- or 16-bit

Multiple Communication Interfaces

- Up to 3 x I²C master
- Up to 1 x I²C multi-master
- Up to 3 x CSI/SPI (7-, 8-bit)
- Up to 3 x UART (7-, 8-, 9-bit)

Extended-Function Timers

- Multi-function 16-bit timers: Up to 8 channels
- Interval Timer: 12-bit, 1 channel
- 15 kHz watchdog timer : 1 channel (window function)

Rich Analog

- ADC: Up to 11 channels, 10-bit resolution, 2.1µs conversion time
- Supports 1.8V
- Internal voltage reference (1.45V)
- On-chip temperature sensor

Safety Features (IEC or UL 60730 compliance)

- · Flash memory CRC calculation
- RAM parity error check
- RAM write protection
- SFR write protection
- Illegal memory access detection
- Clock stop/ frequency detection
- ADC self-test

General Purpose I/O

- 5V tolerant, high-current (up to 20mA per pin)
- Open-Drain, Internal Pull-up support

Operating Ambient Temperature

• Standard: -40°C to +85°C

Package Type and Pin Count

- QFN: 24
- SSOP: 20, 30

* There is difference in specifications between every product.

Please refer to specification for details.



Datasheet

R01DS0193EJ0100 Rev.1.00 Dec 10, 2012

O ROM, RAM capacities

Flash ROM	Data flash	RAM	20 pins	24 pins	30 pins
16 KB	2 KB	2 KB	-	-	R5F102AA
	-		-	-	R5F103AA
	2 KB	1.5 KB	R5F1026A [№]	R5F1027A ^{Note}	-
	-		R5F1036A ^{Note}	R5F1037A ^{Note}	-
12 KB	2KB	1 KB	R5F10269 ^{Note}	R5F10279 ^{Note}	R5F102A9
	_		R5F10369 ^{Note}	R5F10379 ^{Note}	R5F103A9
8 KB	2 KB	768B	R5F10268 ^{Note}	R5F10278 ^{Note}	R5F102A8
	_		R5F10368 ^{Note}	R5F10378 ^{Note}	R5F103A8
4 KB	2KB	512B	R5F10267	R5F10277	R5F102A7
	-		R5F10367	R5F10377	R5F103A7
2 KB	2 KB	256B	R5F10266	-	-
	_		R5F10366	_	_

Note This is about 639 byte when the self-programing function and data flash function are used (For detail, see CHAPTER 3 CPU ARCHITECTURE in the RL78/G12 User's Manual).

1.2 Ordering Information

Pin count	Package	Data flash	Fields of Applica tion	Part Number
20 pins	20-pin plastic SSOP	Mounted	A	R5F1026AASP, R5F10269ASP, R5F10268ASP, R5F10267ASP, R5F10266ASP R5F1026ADSP, R5F10269DSP, R5F10268DSP, R5F10267DSP, R5F10266DSP
	(4.4 × 6.5)	Not mounted	D	R5F1036AASP, R5F10369ASP, R5F10368ASP, R5F10367ASP, R5F10366ASP R5F1036ADSP, R5F10369DSP, R5F10368DSP, R5F10367DSP, R5F10366DSP
24 pins	4 pins 24-pin plastic Mounted WQFN			R5F1027AANA, R5F10279ANA, R5F10278ANA, R5F10277ANA R5F1027ADNA, R5F10279DNA, R5F10278DNA, R5F10277DNA
	(4 × 4)	Not mounted	D	R5F1037AANA, R5F10379ANA, R5F10378ANA, R5F10377ANA R5F1037ADNA, R5F10379DNA, R5F10378DNA, R5F10377DNA
30 pins	30-pin plastic SSOP	Mounted	A	R5F102AAASP, R5F102A9ASP, R5F102A8ASP, R5F102A7ASP R5F102AADSP, R5F102A9DSP, R5F102A8DSP, R5F102A7DSP
	(7.62 mm (300))	Not mounted	D	R5F103AAASP, R5F103A9ASP, R5F103A8ASP, R5F103A7ASP R5F103AADSP, R5F103A9DSP, R5F103A8DSP, R5F103A7DSP

Note For fields of application, see Figure 1-1. Part Number, Memory Size, and Package of RL78/G12.





Figure 1-1. Part Number, Memory Size, and Package of RL78/G12



1.3 Differences between R5F102 and R5F103

- The following are differences between the R5F102 and R5F103.
- O Whether the data flash memory is mounted or not
- O High-speed on-chip oscillator oscillation frequency accuracy
- O Number of channels in serial interface
- O Whether the DMA function is mounted or not
- O Whether the safety function is mounted or not

1.3.1 Data Flash

The data flash memory of 2 KB is mounted on the R5F102 but not on the R5F103.

Product	Data Flash
<u>R5F102</u>	2KB
R5F1026A, R5F1027A, R5F102AA,	
R5F10269, R5F10279, R5F102A9,	
R5F10268, R5F10278, R5F102A8,	
R5F10267, R5F10277, R5F102A7,	
R5F10266 Note	
<u>R5F103</u>	Not mounted
R5F1036A, R5F1037A, R5F103AA,	
R5F10369, R5F10379, R5F103A9,	
R5F10368, R5F10378 R5F103A8,	
R5F10367, R5F10377, R5F103A7,	
R5F10366	

- **Note** The RAM in the R5F10266 has capacity as small as 256 bytes. Depending on the customer's program specification, the stack area to execute the data flash library may not be kept and data may not be written to or erased from the data flash memory.
- Caution When the flash memory is rewritten via a user program, the flash ROM area and RAM area are used because each library is used. When using the library, refer to RL78 Family Flash Self Programming Library Type01 User's Manual and RL78 Family Data Flash Library Type04 User's Manual.



1.3.2 On-chip oscillator characteristics

(1) High-speed on-chip oscillator oscillation frequency of the R5F102

Oscillator	Condition	MIN	MAX	Unit
High-speed on-chip	T _A = -20 to +85 °C	-1	+1	%
oscillator oscillation	T _A = -40 to -20 °C	-1.5	+1.5	
frequency accuracy				

(2) High-speed on-chip oscillator oscillation frequency of the R5F103

Oscillator	Condition	MIN	MAX	Unit
High-speed on-chip	T _A = -40 to + 85 °C	-5	+5	%
oscillator oscillation				
frequency accuracy				

1.3.3 Peripheral Functions

RL78/G12		R5F102		R5F103	
		20, 24 pin	30 pin product	20, 24 pin	30 pin product
		product		product	
Serial interface	UART	1 channel	3 channels	1 channel	
	CSI	2 channels	3 channels	1 channel	
	Simplified I ² C	2 channels	3 channels	None	
DMA function		2 channels		None	
Safety function	CRC operation	Yes		None	
	RAM guard	Yes		None	
	SFR guard	Yes		None	



1.4 Pin Configuration (Top View)

1.4.1 20-pin products

• 20-pin plastic SSOP (4.4 × 6.5)



Note Provided in the R5F102 products.

- Remarks 1. For pin identification, see 1.5 Pin Identification.
 - 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).



1.4.2 24-pin products



Note Provided in the R5F102 products.

Remarks 1. For pin identification, see 1.5 Pin Identification.

2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).



1.4.3 30-pin products

• 30-pin plastic SSOP (7.62 mm (300))



Note Provided in the R5F102 products.

Caution Connect the REGC pin to Vss via capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see 1.5 Pin Identification.

2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).



1.5 Pin Identification

ANI0 to ANI3,		REGC:	Regulator Capacitance
ANI16 to ANI22:	Analog input	RESET:	Reset
AVREFM:	Analog Reference Voltage Minus	RxD0 to RxD2:	Receive Data
AVREFP:	Analog reference voltage plus	SCK00, SCK01, SCK11,	
EXCLK:	External Clock Input	SCK20:	Serial Clock Input/Output
	(Main System Clock)	SCL00, SCL01, SCL11,	
INTP0 to INTP5	Interrupt Request From Peripheral	SCL20, SCLA0:	Serial Clock Input/Output
KR0 to KR9	Key Return	SDA00, SDA01, SDA11,	
P00 to P03:	Port 0	SDA20, SDAA0:	Serial Data Input/Output
P10 to P17:	Port 1	SI00, SI01, SI11, SI20:	Serial Data Input
P20 to P23:	Port 2	SO00, SO01, SO11,	
P30 to P31:	Port 3	SO20:	Serial Data Output
P40 to P42:	Port 4	TI00 to TI07:	Timer Input
P50, P51:	Port 5	TO00 to TO07:	Timer Output
P60, P61:	Port 6	TOOL0:	Data Input/Output for Tool
P120 to P122, P125:	Port 12	TOOLRxD, TOOLTxD:	Data Input/Output for External
P137:	Port 13		Device
P147:	Port 14	TxD0 to TxD2:	Transmit Data
PCLBUZ0, PCLBUZ1:	Programmable Clock Output/	VDD:	Power supply
	Buzzer Output	Vss:	Ground
		X1, X2:	Crystal Oscillator (Main System Clock)



1.6 Block Diagram

1.6.1 20-pin products



Note Provided for the R5F102 products.



1.6.2 24-pin products



Note Provided for the R5F102 products.



1.6.3 30-pin products



Note Provided for the R5F102 products.

Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).



1.7 Outline of Functions

This outline describes the function at the time when Peripheral I/O redirection register (PIOR) is set to 00H (except timer output of R5F102Ax)

							(1/2	
	Item	20-	pin	24-	pin	30-	pin	
		R5F1026x	R5F1036x	R5F1027x	R5F1037x	R5F102Ax	R5F103Ax	
Code flas	h memory	2 to 16	KB ^{Note 1}		4 to 1	16 KB		
Data flasł	h memory	2 KB	_	2 KB	-	2 KB	-	
RAM		256 B to	o 1.5 KB	512 B to	o 1.5 KB	512 B	to 2KB	
Address s	space			1 M	ИB			
Main system	High-speed system clock	X1, X2 (crystal 1 to 20 MHz: V	(1, X2 (crystal/ceramic) oscillation, external main system clock input (EXCLK) I to 20 MHz: VDD = 2.7 to 5.5 V, 1 to 8 MHz: VDD = 1.8 to 5.5 V					
clock	High-speed on-chip oscillator clock	HS (High-speed LS (Low-speed	S (High-speed main) mode : 1 to 24 MHz (V_{DD} = 2.7 to 5.5 V), 1 to 16 MHz (V_{DD} = 2.4 to 5.5 V), S (Low-speed main) mode : 1 to 8 MHz (V_{DD} = 1.8 to 5.5 V)					
Low-spee	ed on-chip oscillator clock	15 kHz (TYP)						
General-p	ourpose register	(8-bit register \times 8) \times 4 banks						
Minimum instruction execution time 0.04167 μ s (High-speed on-chip oscillator clock: fi μ = 24			k: fін = 24 MHz c	operation)				
		0.05 μs (High-	speed system cl	ock: f _{MX} = 20 MH	Iz operation)			
Instruction	n set	 Data transfer (8/16 bits) Adder and subtractor/logical operation (8/16 bits) Multiplication (8 bits × 8 bits) Rotate, barrel shift, and bit manipulation (set, reset, test, and Boolean operation), etc. 						
I/O port	Total	1	8	2	2	2	6	
	CMOS I/O	1	2	1	6	2	!1	
	CMOS input	2	4	2	1	;	3	
	N-ch open-drain I/O (6 V tolerance)	2						
Timer	16-bit timer		4 cha	innels		8 cha	innels	
	Watchdog timer			1 cha	annel			
	12-bit Interval timer			1 cha	annel			
	Timer output		4	/8 ^{Note 2} (PWM Out	put Note 3: 3/7 Note	²)		

Notes 1. The self-programming function cannot be used in the R5F10266 and R5F10366.

2. When PIOR0 is set to 1 in R5F102Az.

3. The number of PWM outputs varies depending on the setting of channels in use (the number of masters and slaves). (see 6.8.3 Operation as multiple PWM output function in the RL78/G12 User's Manual).

Caution When the flash memory is rewritten via a user program, the flash ROM area and RAM area are used because each library is used. When using the library, refer to RL78 Family Flash Self Programming Library Type01 User's Manual and RL78 Family Data Flash Library Type04 User's Manual.



							(2/2)	
Item		20-	pin	24-	pin	30-	pin	
		R5F1026x	R5F1036x	R5F1027x	R5F1037x	R5F102Ax	R5F103Ax	
Clock output/buzzer out	put			1				
		2.44 kHz to 10	MHz: (Peripher	al hardware cloc	k: fmain = 20 MH	z operation)		
8/10-bit resolution A/D o	converter		11 cha	annels		8 cha	nnels	
Serial interface		CSI/UART/Sim	plified I ² C + CS	/Simplified I ² C				
		[Product with d	lata flash memo	ry (30-pin)]				
		CSI/UART/Sim	plified I ² C x 3					
		CSI + UART						
	I ² C bus			1 cha	Innel			
Multiplier and divider/m	ultiply-	• 16 bits × 16 b	oits = 32 bits (un	signed or signed	l)			
accumulator		• 32 bits ÷ 32 b	oits = 32 bits (un	signed)				
		• 16 bits × 16 bits + 32 bits = 32 bits (unsigned or signed)						
DMA controller		2 channels	-	2 channels	-	2 channels	-	
Vectored interrupt	Internal	18	16	18	16	26	19	
sources	External		Į	5		e	3	
Key interrupt		6	6 10 -					
Reset		Reset by RE	SET pin					
		Internal reset	by watchdog tir	ner				
		Internal reset	by power-on-re	set				
		Internal reset	by voltage dete	ction execution ^N	lote			
		Internal reset by RAM parity error						
		Internal reset by illegal-memory access						
Power-on-reset circuit		• Power-on-reset: 1.51 ± 0.03 V						
		Power-down-reset: 1.50 ± 0.03 V						
Voltage detector		Rising edge : 1.88 to 4.06 V (12 stages)						
		Falling edge	: 1.84 to 3.98 V	(12 stages)				
On-chip debug function		Provided						
Power supply voltage		V _{DD} = 1.8 to 5.5	5 V					
Operating ambient temp	perature	$T_A = -40 \text{ to } +88$	T _A = -40 to +85°C					

Note The illegal instruction is generated when instruction code FFH is executed. Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.



2. ELECTRICAL SPECIFICATIONS

- Cautions 1. The RL78/G12 has an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
 - 2. The pins mounted depend on the product. Refer to 2.1 Port Function to 2.2.1 Functions for each product in the RL78/G12 User's Manual.



2.1 Absolute Maximum Ratings

Absolute Maximum Ratings (T_A = 25°C)

Parameter	Symbols		Conditions	Ratings	Unit
Supply Voltage	VDD			-0.5 to + 6.5	V
	Vss			-0.5 to + 0.3	V
REGC terminal input	VIREGC	REGC		-0.3 to +2.8	V
voltage ^{Note 1}				and –0.3 to V_{DD} + 0.3 $^{\text{Note 2}}$	
Input Voltage	VII	Other tha	n P60, P61	-0.3 to Vdd + $0.3^{Note 3}$	V
	VI2	P60, P61	(N-ch open drain)	-0.3 to 6.5	V
Output Voltage	Vo			-0.3 to Vdd + 0.3 $^{\text{Note 3}}$	V
Analog input voltage	VAI	ANI0 to A	NI22	-0.3 to Vdd + 0.3 $^{\text{Note 3}}$	V
				and –0.3 to AVREF(+)+0.3 ^{Note 3}	
Output current, high	Іон1	Per pin	Other than P20 to P23	-40	mA
		Total of	All the terminals other than P20 to P23	-170	mA
		all pins	20-, 24-pin products: P40 to P42	-70	mA
			30-pin products: P00, P01, P40, P120		
			20-, 24-pin products: P00 to P03 ^{Note 4} , P10 to P14	-100	mA
			30-pin products: P10 to P17, P30, P31, P50, P51, P147		
	Іон2	Per pin	P20 to P23	-0.5	mA
		Total of all pins		-2	mA
Output current, low	IOL1	Per pin	Other than P20 to P23	40	mA
		Total of	All the terminals other than P20 to P23	170	mA
		all pins	20-, 24-pin products: P40 to P42	Interrupt -0.5 to + 6.5 -0.5 to + 0.3 -0.3 to +2.8 and -0.3 to V_{DD} + 0.3^{Note2} -0.3 to V_{DD} + 0.3^{Note3} rain) -0.3 to V_{DD} + 0.3^{Note3} -0.3 to V_{DD} + 0.3^{Note3} -0.3 to V_{DD} + 0.3^{Note3} rain) -0.3 to V_{DD} + 0.3^{Note3} -0.3 to V_{DD} + 0.3^{Note3} -0.3 to V_{DD} + 0.3^{Note3} -0.3 to V_{DD} + 0.3^{Note3} -0.3 to V_{DD} + 0.3^{Note3} -0.3 to V_{DD} + 0.3^{Note3} -0.3 to V_{DD} + 0.3^{Note3} -0.3 to V_{DD} + 0.3^{Note3} -0.3 to V_{DD} + 0.3^{Note3} -0.3 to V_{DD} + 0.3^{Note3} -0.3 to V_{DD} + 0.3^{Note3} -20 to P23 -40 nals other than P20 to P23 -170 products: P10 to P17, P30, 51, P147 -100 nals other than P20 to P23 170 products: P40 to P42 70 products: P00, P01, P40, P120 -0.5 products: P00 to P03, P61 100 p60, P61 100 p60, P61 1 p60, P61, P147 1 1 5 -40 to +85 -65 to +150	mA
		No.5 -0.5 to + 6.5 -0.5 to + 0.3 -0.5 to + 0.3 REGC -0.3 to Voo + 0.3 ^{totes 3} Other than P60, P61 -0.3 to Voo + 0.3 ^{totes 3} P60, P61 (N-ch open drain) -0.3 to Voo + 0.3 ^{totes 3} P60, P61 (N-ch open drain) -0.3 to Voo + 0.3 ^{totes 3} ANIO to ANI22 -0.3 to Voo + 0.3 ^{totes 3} ANIO to ANI22 -0.3 to Voo + 0.3 ^{totes 3} Total of all pins All the terminals other than P20 to P23 -170 20-, 24-pin products: P40 to P42 -70 30-pin products: P10 to P17, P30, P31, P50, P51, P147 -100 Per pin Other than P20 to P23 -0.5 Total of all pins All the terminals other than P20 to P23 -0.5 Total of all pins All the terminals other than P20 to P23 -0.5 Total of all pins All the terminals other than P20 to P23 170 20-, 24-pin products: P00 to P03, P31, P50, P51, P147 -2 -2 Per pin Other than P20 to P23 170 20-, 24-pin products: P00, P01, P40, P120 20-, 24-pin products: P00, P01, P40, P120 20-, 24-pin products: P00, P01, P40, P120 20-, 24-pin pro			
			20-, 24-pin products: P00 to P03, P10 to P14, P60, P61	100	mA
			30-pin products: P10 to P17, P30, P31, P50, P51, P60, P61, P147		
	IOL2	Per pin	P20 to P23	1	mA
		Total of all pins		5	mA
Operating ambient temperature	TA		·	-40 to +85	°C
Storage temperature	Tstg			-65 to +150	°C

Notes 1. 30-pin product only.

2. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F). This value determines the absolute maximum rating of the REGC pin. Do not use it with voltage applied.

3. Must be 6.5 V or lower.

4. 24-pin product only.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

- **Remarks 1.** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
 - **2.** AVREF (+) : + side reference voltage of the A/D converter.



2.2 Oscillator Characteristics

2.2.1 X1 clock oscillator characteristics

Parameter	Resonator	Recommended Circuit	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation	Ceramic resonator		$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	1.0		20.0	MHz
frequency (fx) ^{NORE}	/ crystal oscillator		$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 2.7 \text{ V}$	1.0		8.0	

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

Note Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.

Cautions 1. When using the X1 oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.
- 2. Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

2.2.2 On-chip oscillator characteristics

$(T_A = -40 \text{ to } +85^{\circ}C, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

Oscillators	Parameters	Conditions	i	MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator oscillation frequency Note 1	fін			1		24	MHz
High-speed on-chip oscillator oscillation frequency accuracy Note 2		R5F102	$T_{A} = -20 \text{ to } +85^{\circ}\text{C}$	-1		+1	%
			TA = -40 to -20°C	-1.5		+1.5	%
		R5F103		-5		+5	%
Low-speed on-chip oscillator oscillation frequency	fı∟				15		kHz
Low-speed on-chip oscillator oscillation frequency accuracy				-15		+15	%

Notes 1. High-speed on-chip oscillator frequency is selected by bits 0 to 3 of option byte (000C2H/010C2H) and bits 0 to 2 of HOCODIV register.

2. This only indicates the oscillator characteristics. Refer to AC Characteristics for instruction execution time.



(1//)

2.3 DC Characteristics

2.3.1 Pin characteristics

Parameter	Symbol		Conditions		MIN.	TYP.	MAX.	Unit
	Іон1	Per pin	20-, 24-pin products: P00 to P03 Note 3, P10 to P14, P40 to P42 30-pin products: P00, P01, P10 to P17, P30, P31, P40, P50, P51, P120, P147				-10.0	mA
		Total of all	20-, 24-pin products:	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			-30.0	mA
		pins ^{Note 2}	P40 to P42	$2.7~V \leq V_{\text{DD}} < 4.0~V$			-6.0	mA
			30-pin products: P00, P01, P40, P120	$1.8~V \leq V_{\text{DD}} < 2.7~V$			-4.5	mA
				-80.0	mA			
			P00 to P03 Note 3 ,	$2.7~V \leq V_{\text{DD}} < 4.0~V$			-18.0	mA
			30-pin products: P10 to P17, P30, P31, P50, P51, P147	$1.8~V \leq V_{\text{DD}} < 2.7~V$			-10.0	mA
			All the terminals				-100	mA
	Iон2 Per pin	P20 to P23				-0.1	mA	
		Total of all pins ^{№te 2}					-0.4	mA

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

Notes 1. value of current at which the device operation is guaranteed even if the current flows from the VDD pin to an output pin.

- Specification under conditions where the duty factor is 70%.
 The output current value that has changed the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).
 - Total output current of pins = $(I_{OH} \times 0.7)/(n \times 0.01)$
 - <Example> Where n = 50% and Iон = -10.0 mA

Total output current of pins = $(-10.0 \times 0.7)/(50 \times 0.01) = -14.0$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

3. 24-pin products only.

Caution P10 to P12, P41 for 20-pin products, P01, P10 to P12, P41 for 24-pin products, and P00, P10 to P15, P17, P50 for 30-pin products, do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



(TA = -40 to +85°C, 1.8	$8 V \leq V DD$	≤ 5.5 V, V	ss = 0 V)					(2/4)
Parameter	Symbol		Conditions		MIN.	TYP.	MAX.	Unit
Output current, low ^{Note 1}	Iol1	Per pin	20-, 24-pin products: P00 to P03 ^{Note 3} , P10 to P14, P40 to P42				20.0	mA
			30-pin products: P00, P01, P10 to P17, P30, P31, P40, P50, P51, P120, P147					
			P60, P61				15.0	mA
		Total of all	f all 20-, 24-pin products: 4.	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			60.0	mA
	pins ^{№te 2} P40 to P42 30-pin products: P00, P01, P40, P 20-, 24-pin produ	P40 to P42	$2.7~V \leq V_{\text{DD}} < 4.0~V$			9.0	mA	
			1 40 10 1 42 $2.7 V \le V_{DD} < 4.0 V$ 30-pin products: $1.8 V \le V_{DD} < 2.7 V$ P00, P01, P40, P120 $1.8 V \le V_{DD} < 2.7 V$		1.8	mA		
			20-, 24-pin products:	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			80.0	mA
			P00 to P03 ^{Note 3} ,	$2.7~V \leq V_{\text{DD}} < 4.0~V$			27.0	mA
	P10 to P14, P60, P 30-pin products: P10 to P17, P30, P31, P50, P51, P60 P61, P147	P10 to P14, P60, P61 30-pin products: P10 to P17, P30, P31, P50, P51, P60, P61, P147	$1.8~V \leq V_{\text{DD}} < 2.7~V$			5.4	mA	
I0L2		All the terminals				140	mA	
	IoL2 Per pin F	P20 to P23				0.4	mA	
Total of all pins ^{Note 2}					1.6	mA		

95°C 1 9 V < V--

Notes 1. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the Vss pin.

2. Specification under conditions where the duty factor is 70%. The output current value that has changed the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

• Total output current of pins = $(I_{OL} \times 0.7)/(n \times 0.01)$

<Example> Where n = 50% and $I_{OL} = 10.0$ mA

Total output current of pins = $(10.0 \times 0.7)/(50 \times 0.01) = 14.0$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

- 3. 24-pin products only.
- Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

(3/4)

Parameter	Symbol	Condition	IS	MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH1	Normal input buffer		0.8VDD		VDD	V
		20-, 24-pin products: P00 to P0 P40 to P42)3 ^{Note 2} , P10 to P14,				
		30-pin products: P00, P01, P1 P40, P50, P51, P120, P147	0 to P17, P30, P31,				
l	VIH2	TTL input buffer	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	2.2		VDD	V
l		20-, 24-pin products: P10, P11	$3.3~V \leq V_{\text{DD}} < 4.0~V$	2.0		VDD	V
		30-pin products: P01, P10, P11, P13 to P17	$1.8 \text{ V} \le \text{V}_{\text{DD}} < 3.3 \text{ V}$	1.50		Vdd	V
l	VIH3	P20 to P23		0.7Vdd	<u> </u>	VDD	V
	VIH4	P60, P61	260, P61 2121, P122, P125, P137, EXCLK, RESET			6.0	V
	VIH5	P121, P122, P125, P137, EXC				VDD	V
Input voltage, low	VIL1	Normal input buffer	Jormal input buffer			0.2VDD	V
		20-, 24-pin products: P00 to P0 P40 to P42					
		30-pin products: P00, P01, P10 P40, P50, P51, P120, P147) to P17, P30, P31,				
	VIL2	TTL input buffer	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	0		0.8	V
		20-, 24-pin products: P10, P11	$3.3~V \leq V_{\text{DD}} < 4.0~V$	0		0.5	V
		30-pin products: P01, P10, P11, P13 to P17	$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 3.3 \text{ V}$	0		0.32	V
	VIL3	P20 to P23		0		0.3V _{DD}	V
	VIL4	P60, P61		0		0.3V _{DD}	V
	VIL5	P121, P122, P125 ^{Note 1} , P137, I	EXCLK, RESET	0		0.2V _{DD}	V
Output voltage, high	V _{OH1}	20-, 24-pin products: P00 to P03 ^{№te 2} , P10 to P14,	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	V _{DD} -1.5			V
		P40 to P42 30-pin products:	$4.0 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V},$ IOH1 = -3.0 mA	V _{DD} -0.7			V
		P00, P01, P10 to P17, P30, P31, P40, P50, P51, P120,	2.7 V \leq V_DD \leq 5.5 V, IOH1 = -2.0 mA	V _{DD} -0.6			V
		P147	$\begin{array}{l} 1.8 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OH1}} = -1.5 \ mA \end{array}$	VDD-0.5			V
	V _{OH2}	P20 to P23	Іон2 = -100 <i>µ</i> А	VDD-0.5			V

Notes 1. 20, 24-pin products only.

2. 24-pin products only.

Caution The maximum value of V_{IH} of pins P01, P10 to P12, P41, for 20-, 24-pin products and P00, P10 to P15, P17, P50 for 30-pin products is V_{DD} even in N-ch open-drain mode. High level is not output in the N-ch open-drain mode.



Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

$TA = -40 \ (0 \ +05 \ C, \ 1.0 \ V \le VDD \le 5.3 \ V, \ VSS = 0 \ V) $ (4/4)								
Parameter	Symbol		Conditio	ns	MIN.	TYP.	MAX.	Unit
Output voltage, low	V _{OL1}	20-, 24-pin product P00 to P03 ^{№™} , P10	s:) to P14,	$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 20.0 \ mA \end{array} \end{array} \label{eq:VDD}$			1.3	V
		P40 to P42 30-pin products: P0	00, P01,	$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 8.5 \ mA \end{array} \end{array} \label{eq:eq:electropy}$			0.7	V
		P10 to P17, P30, F P50, P51, P120, P	P31, P40, 147	$2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V},$ IOL1 = 3.0 mA			0.6	V
				$2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V},$ $I_{\text{OL1}} = 1.5 \text{ mA}$			0.4	V
				$1.8 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V},$ $I_{\text{OL1}} = 0.6 \text{ mA}$			0.4	V
	Vol2	P20 to P23	P20 to P23 $I_{OL2} = 400 \ \mu A$ P60, P61 $4.0 \ V \le V_{DD} \le 5.$ $I_{OL3} = 15.0 \ mA$ $4.0 \ V \le V_{DD} \le 5.$ $I_{OL3} = 5.0 \ mA$ $2.7 \ V \le V_{DD} \le 5.$ $I_{OL3} = 3.0 \ mA$ $1.8 \ V \le V_{DD} \le 5.$ $I_{OL3} = 2.0 \ mA$				0.4	V
	Vol3	P60, P61					2.0	V
							0.4	V
							0.4	V
							0.4	V
Input leakage current, high	Ілні	Other than P121, P122	$V_{\text{I}} = V_{\text{DD}}$				1	μA
	Іцн2	P121, P122 (X1, X2/EXCLK)	$V_{\text{I}} = V_{\text{DD}}$	Input port or external clock input			1	μA
				When resonator connected			10	μA
Input leakage current, low	Ilili	Other than P121, P122	VI = Vss				-1	μA
	Ilil2	P121, P122 (X1, X2/EXCLK)	VI = Vss	Input port or external clock input			-1	μA
				When resonator connected			-10	μA
On-chip pull-up resistance	Ru	20-, 24-pin product: P00 to P03 ^{№™} , P10 P40 to P42, P125,	s:) to P14, RESET	$V_I = V_{SS}$, input port	10	20	100	kΩ
	30-pin products: P00, P01, P10 to P17, P30, P31, P40, P50, P51, P120, P147, RESET							

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

(4/4)

Note 24-pin products only.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



(1/2)

2.3.2 Supply current characteristics

(1) 20-, 24-pin products

(1A = -40 10)	+05 C,		$J \ge 3.3 \text{ v}, \text{ vss} =$	= 0 v)						(1/2)
Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply	IDD1	Operating	HS(High-speed	$f_{IH}=24~MHz^{Note3}$	Basic	$V_{DD} = 5.0 V$		1.5		mA
current ^{Note 1}		mode	main) mode ^{Note 2}		operation	$V_{DD} = 3.0 V$		1.5		
					Noramal	$V_{DD} = 5.0 V$		3.3	5.0	mA
					operation	$V_{DD} = 3.0 V$		3.3	5.0	
				$f_{I\!H}=16~MHz^{Note3}$		$V_{DD} = 5.0 V$		2.5	3.7	mA
						$V_{\text{DD}} = 3.0 \text{ V}$		2.5	3.7	
			LS(Low-speed	$f_{H}=8\ MHz^{Note3}$		$V_{\text{DD}} = 3.0 \text{ V}$		1.2	1.8	mA
			main) mode ¹⁰⁶²			$V_{DD} = 2.0 V$		1.2	1.8	
			HS(High-speed	$f_{MX} = 20 \text{ MHz}^{Note 4},$		Square wave input		2.8	4.4	mA
			main) mode ¹⁰⁰⁶²	Vdd = 5.0 V		Resonator connection		3.0	4.6	
				$f_{MX} = 20 \text{ MHz}^{Note 4},$		Square wave input		2.8	4.4	mA
				VDD = 3.0 V		Resonator connection		3.0	4.6	
				$f_{MX} = 10 \text{ MHz}^{Note 4},$		Square wave input		1.8	2.6	mA
				VDD = 5.0 V		Resonator connection		1.8	2.6	
				$f_{MX} = 10 \text{ MHz}^{Note 4},$		Square wave input		1.8	2.6	mA
				VDD = 3.0 V		Resonator connection		1.8	2.6	
			LS(Low-speed	$f_{MX} = 8 MHz^{Note 4}$,		Square wave input		1.1	1.7	mA
			main) mode ^{nee2}	VDD = 3.0 V		Resonator connection		1.1	1.7	
				$f_{MX} = 8 MHz^{Note 4},$		Square wave input		1.1	1.7	mA
				$V_{DD} = 2.0 V$		Resonator connection		1.1	1.7	

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

Notes 1. Total current flowing into V_{DD}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD} or V_{SS}. The values below the MAX. column include the peripheral operation current (except for background operation (BGO)). However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors.

2. Relationship between operation voltage width, operation frequency of CPU and operation mode is as follows.

HS(High speed main) mode: VDD = 2.7 V to 5.5 V @1 MHz to 24 MHz

LS(Low speed main) mode: $V_{DD} = 1.8 \text{ V to } 5.5 \text{ V} @ 1 \text{ MHz to } 8 \text{ MHz}$

- **3.** When high-speed system clock is stopped
- 4. When high-speed on-chip osicllator clock is stopped.
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: high-speed on-chip oscillator clock frequency
 - **3.** Temperature condition of the TYP. value is $T_A = 25^{\circ}C$.



(2/2)

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply	DD2	HALT	HS(High-speed	$f_{IH} = 24 \text{ MHz}^{Note 4}$	$V_{DD} = 5.0 V$		440	1210	μA
current ^{Note 1}		mode Note 2	main) mode ^{Note 3}		$V_{DD} = 3.0 V$		440	1210	
				$f_{\text{IH}} = 16 \text{ MHz}^{\text{Note 4}}$	$V_{DD} = 5.0 V$		400	950	μA
					$V_{DD} = 3.0 V$		400	950	
			LS(Low-speed	$f_{\text{IH}} = 8 \text{ MHz}^{\text{Note 4}}$	$V_{DD} = 3.0 V$		270	542	μA
			main) mode ^{™®3}		VDD = 2.0 V		270	542	
			HS(High-speed	$f_{MX} = 20 \text{ MHz}^{Note 5},$	Square wave input		280	1000	μA
			main) mode ^{™®3}	V _{DD} = 5.0 V	Resonator connection		450	1170	
				$f_{MX} = 20 \text{ MHz}^{Note 5},$	Square wave input		280	1000	μA
				V _{DD} = 3.0 V	Resonator connection		450	1170	
				$f_{MX} = 10 \text{ MHz}^{Note 5},$	Square wave input		190	590	μA
				V _{DD} = 5.0 V	Resonator connection		260	660	
			$f_{MX} = 10 \text{ MHz}^{Note 5}, S$	Square wave input		190	590	μA	
				V _{DD} = 3.0 V	Resonator connection		260	660	
			LS(Low-speed	$f_{MX} = 8 \text{ MHz}^{Note 5},$	Square wave input		110	360	μA
			main) mode ^{™®3}	VDD = 3.0 V	Resonator connection		150	416	
				$f_{MX} = 8 \text{ MHz}^{Note 5},$	Square wave input		110	360	μA
				V _{DD} = 2.0 V	Resonator connection		150	416	
	Idd3	STOP	$T_A = -40^{\circ}C$				0.19		μA
	mode $^{Note 6}$ T _A = +25°C	T₄ = +25°C				0.24	0.50		
		Т	T _A = +50°C				0.25	0.80	
			T _A = +70°C				0.28	1.20	
			$T_A = +85^{\circ}C$				0.88	2.20	

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

Notes 1. Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The values below the MAX. column include the peripheral operation current (except for background operation (BGO)). However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors.

- 2. During HALT instruction execution by flash memory.
- **3.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as follows.

HS(High speed main) mode: $V_{DD} = 2.7 V$ to 5.5 V @1 MHz to 24 MHz

V_{DD} = 2.4 V to 5.5 V @1 MHz to 16 MHz

LS(Low speed main) mode: $V_{DD} = 1.8 V$ to 5.5 V @1 MHz to 8 MHz

- **4.** When high-speed system clock is stopped.
- 5. When high-speed on-chip oscillator clock is stopped.
- 6. When high-speed on-chip oscillator clock, high-speed system clock, and watchdog timer are stopped.
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: high-speed on-chip oscillator clock frequency
 - 3. Except temperature condition of the TYP. value is $T_A = 25^{\circ}C$, other than STOP mode



(2) 30-pin products

(T _A = -40 to	+85°C. 1	.8 V ≤	$V_{DD} \leq 5.5$	v . v	Vss = 0 V
J	17 - 10 10			100 3 0.0	•,	• • • • • • • • • • • • •

(T _A = -40 to	$A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{ V}_{\text{SS}} = 0 \text{ V} $ (1/2)										
Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit	
Supply	DD1	Operating	HS(High-speed	$f_{IH} = 24 \text{ MHz}^{Note 3}$	Basic	$V_{DD} = 5.0 V$		1.5		mA	
current ^{Note 1}		mode	main) mode ^{№te2}		operation	$V_{DD} = 3.0 V$		1.5			
					Noramal	$V_{DD} = 5.0 V$		3.7	5.5	mA	
					operation	$V_{DD} = 3.0 V$		3.7	5.5		
				f⊪ = 16 MHz ^{Note 3}		$V_{\text{DD}} = 5.0 \text{ V}$		2.7	4.0	mA	
						$V_{DD} = 3.0 V$		2.7	4.0		
			LS(Low-speed	f⊪ = 8 MHz ^{Note 3}		$V_{\text{DD}} = 3.0 \text{ V}$		1.2	1.8	mA	
			main) mode ^{№02}			$V_{DD} = 2.0 V$		1.2	1.8		
			HS(High-speed	$f_{\text{MX}} = 20 \text{ MHz}^{\text{Note 4}},$ $V_{\text{DD}} = 5.0 \text{ V}$	$f_{\text{MX}} = 20 \text{ MHz}^{\text{Note 4}},$ $V_{\text{DD}} = 5.0 \text{ V}$		Square wave input		3.0	4.6	mA
			main) mode ^{№e2}			Vdd = 5.0 V		Resonator connection		3.2	4.8
				$f_{MX} = 20 \text{ MHz}^{Note 4},$		Square wave input		3.0	4.6	mA	
				VDD = 3.0 V		Resonator connection		3.2	4.8		
				$f_{MX} = 10 \text{ MHz}^{Note 4},$		Square wave input		1.9	2.7	mA	
				VDD = 5.0 V		Resonator connection		1.9	2.7		
				$f_{MX} = 10 \text{ MHz}^{Note 4},$		Square wave input		1.9	2.7	mA	
				VDD = 3.0 V		Resonator connection		1.9	2.7		
			LS(Low-speed	$f_{MX} = 8 MHz^{Note 4},$		Square wave input		1.1	1.7	mA	
			main) mode ^{№62}	VDD = 3.0 V		Resonator connection		1.1	1.7		
				$f_{MX} = 8 MHz^{Note 4},$		Square wave input		1.1	1.7	mA	
				VDD = 2.0 V		Resonator connection		1.1	1.7		

- Notes 1. Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The values below the MAX. column include the peripheral operation current (except for background operation (BGO)). However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors.
 - 2. Relationship between operation voltage width, operation frequency of CPU and operation mode is as follows.

HS(High speed main) mode: VDD = 2.7 V to 5.5 V @1 MHz to 24 MHz VDD = 2.4 V to 5.5 V @1 MHz to 16 MHz

- LS(Low speed main) mode: VDD = 1.8 V to 5.5 V @1 MHz to 8 MHz
- 3. When high-speed system clock is stopped
- 4. When high-speed on-chip osicllator clock is stopped.
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: high-speed on-chip oscillator clock frequency
 - **3.** Temperature condition of the TYP. value is $T_A = 25^{\circ}C$.



(2/2)

-	100 0, 1		- 0.0 1, 733 - 0 1						(=,=)
Parameter	Symbol			Conditions	1	MIN.	TYP.	MAX.	Unit
Supply	DD2	HALT	HS(High-speed	$f_{IH} = 24 \text{ MHz}^{Note 4}$	$V_{DD} = 5.0 V$		440	1280	μA
current ^{Note 1}		mode ^{Note 2}	main) mode ^{™de 3}		$V_{DD} = 3.0 V$		440	1280	
				$f_{IH} = 16 \text{ MHz}^{Note 4}$	$V_{DD} = 5.0 V$		400	1000	μA
					$V_{\text{DD}} = 3.0 \text{ V}$		400	1000	
			LS(Low-speed	fiн = 8 MHz ^{Note 4}	$V_{DD} = 3.0 V$		260	530	μA
			main) mode ^{™®3}		$V_{DD} = 2.0 V$		260	530	
			HS(High-speed	$f_{MX} = 20 \text{ MHz}^{Note 5},$	Square wave input		280	1000	μA
			main) mode ^{™®3}	$V_{DD} = 5.0 V$	Resonator connection		450	1170	
			$f_{MX} = 20 \text{ MHz}^{Note 5},$	Square wave input		280	1000	μA	
				$V_{DD} = 3.0 V$	Resonator connection		450	1170	
			f _{MX} = 10 MHz ^{Note 5} ,	Square wave input		190	600	μA	
				V _{DD} = 5.0 V Resonator connection	Resonator connection		260	670	
			fr	f _{MX} = 10 MHz ^{Note 5} ,	Square wave input		190	600	μA
				V _{DD} = 3.0 V Resona	Resonator connection		260	670	
			LS(Low-speed	fmx = 8 MHz ^{Note 5} ,	Square wave input		95	330	μA
			main) mode ^{™®3}	$V_{DD} = 3.0 V$	Resonator connection		145	380	
				fmx = 8 MHz ^{Note 5} ,	Square wave input		95	330	μA
				$V_{DD} = 2.0 V$	Resonator connection		145	380	
	I DD3	STOP	$T_{\text{A}} = -40^{\circ}C$				0.18		μA
	mode Note 6 $T_A = +25^{\circ}C$				0.23	0.50			
			$T_A = +50^{\circ}C$				0.26	1.10	
			T _A = +70°C				0.29	1.90	
			$T_A = +85^{\circ}C$				0.90	3.30	

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

Notes 1. Total current flowing into V_{DD}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD} or V_{SS}. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors.

- 2. During HALT instruction execution by flash memory.
- **3.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as follows.

HS(High speed main) mode: $V_{DD} = 2.7 \text{ V to } 5.5 \text{ V} @1 \text{ MHz to } 24 \text{ MHz}$

 $V_{DD} = 2.4 \text{ V to } 5.5 \text{ V} @1 \text{ MHz to } 16 \text{ MHz}$

LS(Low speed main) mode: $V_{DD} = 1.8 V$ to 5.5 V @1 MHz to 8 MHz

- **4.** When high-speed system clock is stopped.
- 5. When high-speed on-chip oscillator clock is stopped.
- 6. When high-speed on-chip oscillator clock, high-speed system clock, and watchdog timer are stopped. The values below the MAX. column include the leakage current.
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fil: high-speed on-chip oscillator clock frequency
 - 3. Except STOP mode, temperature condition of the TYP. value is $T_A = 25^{\circ}C$.



(3) Common to RL78/G12 all products

$(T_A = -40 \text{ to } +85^{\circ}C, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
12-bit interval timer operating current	ITMKA Notes 1, 2	fı∟ = 15 kHz			0.22		μA
Watchdog timer operating current	WDT Notes 1, 3	f⊫ = 15 kHz			0.22		μA
A/D converter	ADC Note 4	When	Normal mode, $AV_{REFP} = V_{DD} = 5.0 V$		1.30	1.70	mA
operating current		conversion at maximum speed	Low voltage mode, $AV_{REFP} = V_{DD} = 3.0 V$		0.50	0.70	mA
A/D converter reference voltage current	ADREF Note 5				75.0		μA
Temperature sensor operating current	ITMPS ^{Note 5}				75.0		μA
LVD operating current	ILVD Note 6				0.08		μA
BGO operating current	BGO Note 7				2.50	12.20	mA
SNOOZE	ISNOZ Note 5	ADC operation	The mode is performed Note B		0.50	0.60	mA
operating current			The A/D conversion operations are performed, Low voltage mode, $AV_{REFP} = V_{DD} = 3.0 V$		1.20	1.44	mA
		CSI/UART operation	ation		0.70	0.84	mA

Notes 1. When high speed on-chip oscillator and high-speed system clock are stopped.

2. Current flowing only to the 12-bit interval timer (including the operating current of the low-speed on-chip oscillator). The current value of the RL78/G12 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when fCLK = fSUB when the watchdog timer operates in STOP mode.

- **3.** Current flowing only to the watchdog timer (including the operating current of the 15 KHz low-speed on-chip oscillator). The current value of the RL78/G12 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when fCLK = fSUB when the watchdog timer operates in STOP mode.
- **4.** Current flowing only to the A/D converter. The current value of the RL78/G12 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
- 5. Current flowing to the VDD.
- 6. Current flowing only to the LVD circuit. The current value of the RL78/G12 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IVLD when the LVD circuit operates in the Operating, HALT or STOP mode.
- **7.** Current flowing only to the BGO. The current value of the RL78/G12 microcontrollers is the sum of IDD1 or IDD2 and IBG0 when the BGO operates in an operation mode.
- 8. Refer to shift time to the SNOOZE mode, see 17.2.3 SNOOZE mode in the RL78/G12 User's Manual.

Remarks 1. fil: Low-speed on-chip oscillator clock frequency

- 2. fclk: CPU/peripheral hardware clock frequency
- **3.** Temperature condition of the TYP. value is $T_A = 25^{\circ}C$



2.4 AC Characteristics

(T₄ = –40 to	+85°C. 1	.8 V ≤	$V_{DD} \leq 5.5$	5 V. Vss	= 0 V
	1 - 1000				, , , , , , , , , , , , , , , , , , , ,	

Items	Symbol	Condition	ns	MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum	Тсч	HS(High-speed main) mode	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	0.04167		1	μs
instruction execution time)			$2.4~V \leq V_{\text{DD}} < 2.7~V$	0.0625		1	μs
		LS(Low-speed main) mode	$1.8~V \leq V_{\text{DD}} \leq 5.5~V$	0.125		1	μs
External main system clock	fex	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$		1.0		20.0	MHz
frequency		$1.8~V \leq V_{\text{DD}} < 2.7~V$		1.0		8.0	MHz
External main system clock	texн, texL	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$		24			ns
input high-level width, low- level width		$1.8~V \leq V_{\text{DD}} < 2.7~V$		60			ns
TI00 to TI07 input high-level width, low-level width	t⊓∺, t⊓∟			1/fмск + 10			ns
TO00 to TO07 output	fто	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$				12	MHz
frequency		$2.7~V \leq V_{\text{DD}} < 4.0~V$				8	MHz
		$1.8~V \leq V_{\text{DD}} < 2.7~V$				4	MHz
PCLBUZ0, or PCLBUZ1	fpcl	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$				16	MHz
output frequency		$2.7~V \leq V_{\text{DD}} < 4.0~V$				8	MHz
		$1.8~V \leq V_{\text{DD}} < 2.7~V$				4	MHz
INTP0 to INTP5 input high- level width, low-level width	tinth, tintl			1			μs
KR0 to KR9 input available width	tкя			250			ns
RESET low-level width	trsl			10			μs

Remark fmck: Timer array unit operation clock frequency

(Operation clock to be set by the CKS0n bit of timer mode register 0n (TMR0n). n: Channel number (n = 0 to 7))



AC Timing Test Point



External main system clock timing



TI timing



Interrupt Request Input Timing



Key Interrupt Input Timing



RESET input timing





2.5 Serial Communication Characteristics

2.5.1 Serial array unit

(1) During communication at same potential (UART mode) (dedicated baud rate generator output) (T_A = -40 to +85°C, 1.8 V \leq V_{DD} \leq 5.5 V, V_{SS} = 0 V)

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		Norm	al operation			fмск/6	bps
			Theoretical value of the maximum transfer rate $f_{CLK} = f_{MCK} = 24 \text{ MHz}$			4.0	Mbps
		SNOOZE mode		4800		9600	bps

UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)



Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg)

Remarks 1. q: UART number (q = 0 to 2), g: PIM, POM number (g = 0, 1)

fMCK: Serial array unit operation clock frequency
 (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).
 m: Unit number, n: Channel number (mn = 00 to 03, 10, 11))



Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK00 cycle time	tксүı	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	83.3 ^{Note 1}			ns
SCK00 high - /low-level width	tкнı,	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	tксү1/2 – 7			ns
	tĸ∟1	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	tксү1/2 – 10			ns
SI00 setup time (to SCK00↑) ^{№te 2}	tsik1	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	23			ns
		$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	33			ns
SI00 hold time (to SCK00↑) ^{Note2}	tksi1	$2.7~V \le V_{\text{DD}} \le 5.5~V$	10			ns
Delay time from SCK00 \downarrow to SO00 output ^{Note 4}	tkso1	$C = 20 \text{ pF}^{Note 5}$			10	ns

(2) During communication at same potential (CSI00 master mode (f_{MCK}/2), SCK00... internal clock output) (T_A = -40 to +85°C, 2.7 V \leq V_{DD} \leq 5.5 V, V_{SS} = 0 V)

Notes 1. The value must also be 2/fclk or more.

- 2. When DAP00 = 0 and CKP00 = 0, or DAP00 = 1 and CKP00 = 1. The SI00 setup time becomes "to SCK00↓" when DAP00 = 0 and CKP00 = 1, or DAP00 = 1 and CKP00 = 0.
- 3. When DAP00 = 0 and CKP00 = 0, or DAP00 = 1 and CKP00 = 1. The SI00 hold time becomes "from SCK00↓" when DAP00 = 0 and CKP00 = 1, or DAP00 = 1 and CKP00 = 0.
- 4. When DAP00 = 0 and CKP00 = 0, or DAP00 = 1 and CKP00 = 1. The delay time to SO00 output becomes "from SCK00[†]" when DAP00 = 0 and CKP00 = 1, or DAP00 = 1 and CKP00 = 0.
- 5. C is the load capacitance of the SCK00 and SO0 output lines.

Caution Select the normal input buffer for the SI00 pin and the normal output mode for the SO00 and SCK00 pins by using port input mode register 1 (PIM1) and port output mode register 1 (POM1).

Remarks 1. This specification is valid only when CSI00's peripheral I/O redirect function is not used.

 fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKS00 bit of serial mode register (SMR00).



Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	tkCY1	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	167 Note 1			ns
		$2.4~V \leq V_{\text{DD}} \leq 5.5~V$	250 Note 1			ns
		$1.8~V \leq V_{\text{DD}} \leq 5.5~V$	500 Note 1			ns
SCKp high-/low-level width	t кн1,	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	tксү1/2 – 12			ns
	t KL1	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	tксү1/2 – 18			ns
		$2.4~V \leq V_{\text{DD}} \leq 5.5~V$	tkcy1/2 – 38			ns
		$1.8~V \leq V_{\text{DD}} \leq 5.5~V$	tксү1/2 – 50			ns
SIp setup time (to SCKp↑) ^{Note 2}	tsıĸı	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	44			ns
		$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	44			ns
		$2.4~V \leq V_{\text{DD}} \leq 5.5~V$	75			ns
		$1.8~V \leq V_{\text{DD}} \leq 5.5~V$	110			ns
SIp hold time (from SCKp↑) ^{№ te 3}	tksi1		19			ns
Delay time from SCKp↓ to SOp output ^{Note 4}	tkso1	C = 30 pF ^{Note 5}			25	ns

(3) During communication at same potential (CSI mode) (master mode ($f_{MCK}/4$), SCKp... internal clock output) (T_A = -40 to +85°C, 1.8 V ≤ V_{DD} ≤ 5.5 V, V_{SS} = 0 V)

Notes 1. The value must also be 4/fclk or more.

- 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- **4.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp[↑]" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- 5. C is the load capacitance of the SCKp and SOp output lines.
- Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp and SCKp pins by using port input mode registers 0, 1 (PIM0, PIM1) and port output mode registers 0, 1 (POM0, POM1).
- **Remarks 1.** p: CSI number (p = 00, 01, 11, 20), m: Unito number (m = 0, 1), n: Channel number (n = 0, 1, 3: "1, 3" is for the R5F102 products.)
 - fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (n = 0, 1, 3; "1, 3" is for the R5F102 products.)



Parameter	Symbol	Condit	ions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	tkCY2	Normal operation					
		$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	20 MHz < fмск	8/fмск			ns
			fмск ≤ 20 MHz	6/fмск			ns
		$2.7~V \leq V_{\text{DD}} < 4.0~V$	16 MHz < fмск	8/fмск			ns
			fмск ≤ 16 MHz	6/fмск			ns
		$1.8~V \leq V_{\text{DD}} < 2.7~V$	16 MHz < fмск	8/fмск			ns
			fмск ≤ 16 MHz	6/fмск			ns
		SNOOZE mode				1	Mbps
SCKp high-/low-level width	tкн2,	tkh2, $1.8 V \le V_{DD} \le 5.5 V$		tксү2/2			ns
	tĸl2						
SIp setup time (to SCKp \uparrow) ^{Note 1}	tsik2	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$		1/fмск+20			ns
		$1.8~V \leq V_{\text{DD}} < 2.7~V$		1/fмск+30			ns
SIp hold time (from SCKp \uparrow) ^{Note 2}	tksi2			1/fмск+31			ns
Delay time from SCKp \downarrow to SOp	tĸso2	C = 30 pF ^{Note 4}	$2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$			2/fмск+44	ns
output Note 3			$2.4 \text{ V} \le \text{V}_{\text{DD}} < 2.7 \text{ V}$			2/fмск+75	ns
			$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 2.4 \text{ V}$			2/fмск+110	ns

(4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (T_A = -40 to +85°C, 1.8 V \leq V_{DD} \leq 5.5 V, V_{SS} = 0 V)

- Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp[↑]" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 4. C is the load capacitance of the SOp output lines.
- Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp and SCKp pins by using port input mode registers 0, 1 (PIM0, PIM1) and port output mode registers 0, 1 (POM0, POM1).
- **Remarks 1.** p: CSI number (p = 00, 01, 11, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0, 1, 3; "1, 3" is for the R5F102 products.)

 fmcκ: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (n = 0, 1, 3; "1, 3" is for the R5F102 products.)





CSI mode connection diagram (during communication at same potential)





CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remarks 1. p: CSI number (p = 00, 01, 11, 20)2. n: Channel number (0, 1, 3)



Parameter	Symbol	Conditions	MIN.	Тур.	MAX.	Unit
SCLr clock frequency	fscL	$1.8~V \leq V_{\text{DD}} \leq 5.5~V,$			400	kHz
		$C_b = 100 \text{ pF}, \text{ R}_b = 3 \text{ k}\Omega$				
		$1.8~V \leq V_{\text{DD}} < 2.7~V,$			300	kHz
		$C_b = 100 \text{ pF}, \text{ R}_b = 5 \text{ k}\Omega$				
Hold time when SCLr = "L"	tLOW	$1.8~V \leq V_{\text{DD}} \leq 5.5~V,$	1150			ns
		$C_{b} = 100 \text{ pF}, \text{R}_{b} = 3 \text{k}\Omega$				
		$1.8~V \leq V_{\text{DD}} < 2.7~V,$	1550			ns
		$C_b = 100 \text{ pF}, \text{ R}_b = 5 \text{ k}\Omega$				
Hold time when SCLr = "H"	tніgн	$1.8~V \leq V_{\text{DD}} \leq 5.5~V,$	1150			ns
		$C_{\text{b}} = 100 \text{ pF}, \text{R}_{\text{b}} = 3 \text{k} \Omega$				
		$1.8~V \leq V_{\text{DD}} < 2.7~V,$	1550			ns
		C_b = 100 pF, R_b = 5 k Ω				
Data setup time (reception)	tsu:dat	$1.8~V \leq V_{\text{DD}} \leq 5.5~V,$	1/fмск + 145 ^{Note}			ns
		$C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 3 \text{ k}\Omega$				
		$1.8~V \leq V_{\text{DD}} < 2.7~V,$	1/fмск + 230 ^{Note}			ns
		$C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 5 \text{ k}\Omega$				
Data hold time (transmission)	thd:dat	$1.8~V \leq V_{\text{DD}} \leq 5.5~V,$	0		355	ns
		$C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 3 \text{ k}\Omega$				
		$1.8~V \leq V_{\text{DD}} < 2.7~V,$	0		405	ns
		C_b = 100 pF, R_b = 5 k Ω				

(5) During communication at same potential (simplified I^2C mode)

Note Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".

Caution Select the N-ch open drain output (VDD tolerance) mode for SDAr by using port output mode register h (POMh).

Remarks 1. R_b [Ω]:Communication line (SDAr) pull-up resistance

 $C_{\text{b}}\left[F\right]$: Communication line (SCLr, SDAr) load capacitance

- **2.** r: IIC number (r = 00, 01, 11, 20), h: = POM number (h = 0, 1)
- **3.** fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1), n: Channel number (0, 1, 3)
- 4. Simplified I²C mode is supported by the R5F102 products.



Simplified I²C mode connection diagram (during communication at same potential)



Simplified I²C mode serial transfer timing (during communication at same potential)





Parameter	Symbol		Conditions			MIN.	TYP.	MAX.	Unit
Transfer rate		N	ormal operatic	วท					
Note 1			Reception					fмск/6	bps
				$\begin{array}{c} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ 2.7 \ V \leq V_{\text{b}} \leq 4.0 \ V \end{array}$	Theoretical maximum transfer rate fcLK = fMCK = 24 MHz			4.0	Mbps
				$\begin{array}{l} 2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \\ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \ V \end{array}$	Theoretical maximum transfer rate fcLk = fMCk = 24 MHz			4.0	Mbps
			$\begin{array}{l} 1.8 \ V \leq V_{\text{DD}} < 3.3 \ V, \\ 1.6 \ V \leq V_{\text{b}} \leq 2.0 \ V \end{array}$	Theoretical maximum transfer rate fcLk = fMCk = 8 MHz			1.3	Mbps	
			Transmissio	$4.0 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V},$				Note 1	bps
		n	n	$2.7 \text{ V} \le \text{V}_{b} \le 4.0 \text{ V}$	Theoretical maximum transfer rate			2.8 ^{Note 2}	Mbps
					$\label{eq:cb} \begin{split} C_{\rm b} &= 50 \text{ pF}, \text{R}_{\rm b} = 1.4 \text{k}\Omega, \text{V}_{\rm b} = \\ 2.7 \text{V} \end{split}$				
				$2.7~V \leq V_{\text{DD}} < 4.0~V,$				Note 3	bps
				$2.3~V \leq V_b \leq 2.7~V$	Theoretical maximum transfer rate			1.2 ^{Note 4}	Mbps
					$\label{eq:cb} \begin{split} C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega, \ V_b = \\ 2.3 \ V \end{split}$				
				$1.8 \text{ V} \le \text{V}_{\text{DD}} < 3.3 \text{ V},$		「 <u> </u>		Note 5	bps
				$1.6 V \le V_b \le 2.0 V$	Theoretical maximum transfer rate $C_b = 50 \text{ pF}, R_b = 5.5 \text{ k}\Omega, V_b = 1.6 \text{ V}$			0.43 ^{Note 6}	Mbps
		st	NOOZE mode	;		4800		9600	bps

(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (dedicated baud rate generator output) (T_A = -40 to +85°C, 1.8 V \leq V_{DD} \leq 5.5 V, V_{SS} = 0 V)

Notes 1. The smaller maximum transfer rate derived by using fMCK/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 4.0 V \leq V_{DD} \leq 5.5 V and 2.7 V \leq V_b \leq 4.0 V

Maximum transfer rate =

$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.2}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) =

ue) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.2}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 [\%]$$

* This value is the theoretical value of the relative difference between the transmission and reception sides.

 This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 1 above to calculate the maximum transfer rate under conditions of the customer.



3. The smaller maximum transfer rate derived by using fMCK/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V \leq V_DD < 4.0 V and 2.3 V \leq V_b \leq 2.7 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times ln (1 - \frac{2.0}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) = $\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.0}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \,[\%]$

* This value is the theoretical value of the relative difference between the transmission and reception sides.

- 4. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 3 above to calculate the maximum transfer rate under conditions of the customer.
- 5. The smaller maximum transfer rate derived by using $f_{MCK}/6$ or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 1.8 V \leq V_DD < 3.3 V, 1.6 V \leq V_b \leq 2.0 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) = $\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 [\%]$

* This value is the theoretical value of the relative difference between the transmission and reception sides.

- 6. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to **Note 5** above to calculate the maximum transfer rate under conditions of the customer.
- Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (V_{DD} tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). (In 20- or 24-pin products, redirect to P6 is not supported.)

Remarks 1.Rb [Ω]:Communication line (TxDq) pull-up resistance,
Cb [F]: Communication line (TxDq) load capacitance,

- Vb [V]: Communication line voltage
- **2.** q: UART number (q = 0 to 2), g: PIM, POM number (g = 0, 1)
- fMCK: Serial array unit operation clock frequency
 (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).
 m: Unit number, n: Channel number (mn = 00 to 03, 10, 11)



UART mode connection diagram (during communication at different potential)



UART mode bit width (during communication at different potential) (reference)





Remarks 1. R_b [Ω]: Communication line (TxD0) pull-up resistance, V_b [V]: Communication line voltage
 2. q = UART number (q = 0 to 2), g: PIM, POM number (g = 0, 1)



(7) Communication at different potential (2.5 V, 3 V) (CSI00 mode) (CSI00 master mode (fMck/2), SCK00... internal clock output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK00 cycle time	tKCY1	$4.0~V \leq V_{\text{DD}} \leq 5.5~V,~2.7~V \leq V_{\text{b}} \leq 4.0~V,$	200 ^{Note 1}			ns
		$C_{\rm b}=20 \ p\textrm{F}, \ \textrm{R}_{\rm b}=1.4 \ \textrm{k}\Omega$				
		$2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \ V,$	300 Note 1			ns
		C_b = 20 pF, R_b = 2.7 k Ω				
SCK00 high-level width	tĸн1	$4.0~V \leq V_{\text{DD}} \leq 5.5~V,~2.7~V \leq V_{\text{b}} \leq 4.0~V,$	tксү1/2 – 50			ns
		$C_b=20 \text{ pF}, R_b=1.4 \text{k}\Omega$				
		$2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \ V,$	tксү1/2 – 120			ns
		$C_b=20 \text{ pF}, R_b=2.7 \text{k}\Omega$				
SCK00 low-level width	tĸ∟1	$4.0~V \leq V_{\text{DD}} \leq 5.5~V,~2.7~V \leq V_{\text{b}} \leq 4.0~V,$	tксү1/2 – 7			ns
		C_b = 20 pF, R_b = 1.4 k Ω				
		$2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \ V,$	tксү1/2 – 10			ns
		$C_b=20 \text{ pF}, R_b=2.7 k\Omega$				
SI00 setup time	tsik1	$4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \ 2.7 \ V \leq V_{\text{b}} \leq 4.0 \ V,$	58			ns
(to SCK00 [↑]) ^{Note 2}		$C_{\rm b}=20 \ p\textrm{F}, \ \textrm{R}_{\rm b}=1.4 \ \textrm{k}\Omega$				
		$2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \ V,$	121			ns
		$C_{b}=20 \text{ pF}, \text{R}_{b}=2.7 \text{k}\Omega$				
SI00 hold time	tksi1	$4.0~V \leq V_{\text{DD}} \leq 5.5~V,~2.7~V \leq V_{\text{b}} \leq 4.0~V,$	10			ns
(from SCK00↑) Note 2		C_b = 20 pF, R_b = 1.4 k Ω				
		$2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \ V,$	10			ns
		C_b = 20 pF, R_b = 2.7 k Ω				
Delay time from SCK00 \downarrow to	tkso1	$4.0~V \leq V_{\text{DD}} \leq 5.5~V,~2.7~V \leq V_{\text{b}} \leq 4.0~V,$			60	ns
SO00 output Note 2		$C_{b}=20 \text{ pF}, \text{R}_{b}=1.4 \text{k}\Omega$				
		$2.7 \; V \leq V_{\text{DD}} < 4.0 \; V, \; 2.3 \; V \leq V_{\text{b}} \leq 2.7 \; V,$			130	ns
		$C_{\rm b}=20 \ p\textrm{F}, \ \textrm{R}_{\rm b}=2.7 \ \textrm{k}\Omega$				
SI00 setup time	tsik1	$4.0~V \leq V_{\text{DD}} \leq 5.5~V,~2.7~V \leq V_{\text{b}} \leq 4.0~V,$	23			ns
(to SCK00↓) ^{Note 3}		$C_b=20 \text{ pF}, R_b=1.4 k\Omega$				
		$2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \ V,$	33			ns
		$C_b=20 \text{ pF}, \text{R}_b=2.7 \text{k}\Omega$				
SI00 hold time	tksi1	$4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \ 2.7 \ V \leq V_{\text{b}} \leq 4.0 \ V,$	10			ns
(from SCK00↓) ^{Note 3}		$C_b = 20 \text{ pF}, \text{R}_b = 1.4 \text{k}\Omega$				
		$2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \ V,$	10			ns
		$C_b = 20 \text{ pF}, \text{R}_b = 2.7 \text{k}\Omega$				
Delay time from SCK00↑ to	tkso1	$4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \ 2.7 \ V \leq V_{\text{b}} \leq 4.0 \ V,$			10	ns
SO00 output Note 3		$C_b=20 \text{ pF}, R_b=1.4 k\Omega$				
		$2.7 \; V \leq V_{\text{DD}} < 4.0 \; V, \; 2.3 \; V \leq V_{\text{b}} \leq 2.7 \; V,$			10	ns
		$C_b=20 \text{ pF}, R_b=2.7 \text{k}\Omega$				

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

Notes 1. The value must also be 2/fclk or more.

- **2.** When DAP00 = 0 and CKP00 = 0, or DAP00 = 1 and CKP00 = 1
- **3.** When DAP00 = 0 and CKP00 = 1, or DAP00 = 1 and CKP00 = 0.



- Caution Select the TTL input buffer for the SI00 pin and the N-ch open drain output (V_{DD} tolerance) mode for the SO00 pin and SCK00 pin by using port input mode register 1 (PIM1) and port output mode register 1 (POM1) (Redirect to P0 is not supported in 24-pin products).
- **Remarks 1.** R_b [Ω]:Communication line (SCK00, SOp) pull-up resistance, C_b [F]: Communication line (SCK00, SO00) load capacitance, V_b [V]: Communication line voltage
 - fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKS00 bit of serial mode register (SMR00).

CSI mode connection diagram (during communication at different potential)





(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (fMCK/4) (CSI00 mode) (master mode, SCKp... internal clock output) (1/2)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	tKCY1	$4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \ 2.7 \ V \leq V_{\text{b}} \leq 4.0 \ V,$	300 ^{Note}			ns
		C_b = 30 pF, R_b = 1.4 k Ω				
		$2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \ V,$	500 ^{Note}			ns
		C_b = 30 pF, R_b = 2.7 k Ω				
		$1.8 \ V \leq V_{\text{DD}} < 3.3 \ V, \ 1.6 \ V \leq V_{\text{b}} \leq 2.0 \ V,$	1150 Note			ns
		$C_b=30 \text{ pF}, \text{R}_b=5.5 \text{k}\Omega$				
SCKp high-level width	tкнı	$4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \ 2.7 \ V \leq V_{\text{b}} \leq 4.0 \ V,$	tксү1/2 –75			ns
		$C_b=30 \text{ pF}, \text{R}_b=1.4 \text{k}\Omega$				
		$2.7 \; V \leq V_{\text{DD}} < 4.0 \; V, \; 2.3 \; V \leq V_{\text{b}} \leq 2.7 \; V,$	tксү1/2 −170			ns
		$C_b=30 \text{ pF}, \text{R}_b=2.7 \text{k}\Omega$				
		$1.8 \ V \leq V_{\text{DD}} < 3.3 \ V, \ 1.6 \ V \leq V_{\text{b}} \leq 2.0 \ V,$	tксү1/2 –458			ns
		$C_b=30 \text{ pF}, \text{R}_b=5.5 \text{k}\Omega$				
SCKp low-level width	tĸ∟1	$4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \ 2.7 \ V \leq V_{\text{b}} \leq 4.0 \ V,$	tkcy1/2-12			ns
		C_b = 30 pF, R_b = 1.4 k Ω				
		$2.7 \; V \leq V_{\text{DD}} < 4.0 \; V, 2.3 \; V \leq V_{\text{b}} \leq 2.7 \; V,$	tксү1/2-18			ns
		C_b = 30 pF, R_b = 2.7 k Ω				
		$1.8 \ V \leq V_{\text{DD}} < 3.3 \ V, \ 1.6 \ V \leq V_{\text{b}} \leq 2.0 \ V,$	tксү1/2-50			ns
		$C_b = 30 \text{ pF}, \text{ R}_b = 5.5 \text{ k}\Omega$				

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

Note The value must also be 4/fclk or more.

- Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (V_{DD} tolerance) mode for the SOp pin and SCKp pin by using port input mode register 0, 1 (PIM0, PIM1) and port output mode register 0, 1 (POM0, POM1) (Redirect to P0 is not supported in 24-pin products.). Communication at different potential is not allowed in CSI01, CSI11.
- **Remarks 1.** R_b [Ω]: Communication line (SCKp, SOp) pull-up resistance, C_b [F]: Communication line (SCKp, SOp) load capacitance, V_b [V]: Communication line voltage
 - **2.** p: CSI number (p = 00, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0)



(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (fMCK/4) (CSI mode) (master mode, SCKp... internal clock output) (2/2)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SIp setup time (to SCKp↑) ^{Note 1}	tsiкı	$\begin{array}{l} 4.0 \; V \leq V_{\text{DD}} \leq 5.5 \; V, 2.7 \; V \leq V_{\text{b}} \leq 4.0 \; V, \\ C_{\text{b}} = 30 \; pF, \; R_{\text{b}} = 1.4 \; k\Omega \end{array}$	81			ns
		$\label{eq:VDD} \begin{array}{l} 2.7 \ V \leq V_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	177			ns
		$\label{eq:VDD} \begin{array}{l} 1.8 \ V \leq V_{\text{DD}} < 3.3 \ V, \ 1.6 \ V \leq V_{b} \leq 2.0 \ V, \\ C_{b} = 30 \ pF, \ R_{b} = 5.5 \ k\Omega \end{array}$	479			ns
SIp hold time (from SCKp↑) ^{Note 1}	tksii	$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \ 2.7 \ V \leq V_{\text{b}} \leq 4.0 \ V, \\ C_{\text{b}} = 30 \ pF, \ R_{\text{b}} = 1.4 \ k\Omega \end{array}$	19			ns
		$\label{eq:VD} \begin{split} 2.7 \ V &\leq V_{\text{DD}} < 4.0 \ V, \ 2.3 \ V \leq V_{b} \leq 2.7 \ V, \\ C_{b} &= 30 \ pF, \ R_{b} = 2.7 \ k\Omega \end{split}$	19			ns
		$\label{eq:VDD} \begin{array}{l} 1.8 \ V \leq V_{\text{DD}} < 3.3 \ V, \ 1.6 \ V \leq V_{b} \leq 2.0 \ V, \\ C_{b} = 30 \ pF, \ R_{b} = 5.5 \ k\Omega \end{array}$	19			ns
Delay time from SCKp↓ to	tkso1	$\begin{array}{l} 4.0 \; V \leq V_{\text{DD}} \leq 5.5 \; V, 2.7 \; V \leq V_{b} \leq 4.0 \; V, \\ C_{b} = 30 \; pF, \; R_{b} = 1.4 \; k\Omega \end{array}$			100	ns
SOp output ^{Note 1}		$\label{eq:VDD} \begin{split} 2.7 \; V \leq V_{\text{DD}} < 4.0 \; \text{V}, \; 2.3 \; V \leq V_b \leq 2.7 \; \text{V}, \\ C_b = 30 \; p\text{F}, \; R_b = 2.7 \; \text{k}\Omega \end{split}$			195	ns
		$\label{eq:VDD} \begin{split} 1.8 \ V \leq V_{\text{DD}} < 3.3 \ V, \ 1.6 \ V \leq V_{b} \leq 2.0 \ V, \\ C_{b} = 30 \ pF, \ R_{b} = 5.5 \ k\Omega \end{split}$			483	ns
SIp setup time (to SCKp↓) ^{Note 2}	tsiкı	$\begin{array}{l} 4.0 \; V \leq V_{\text{DD}} \leq 5.5 \; V, 2.7 \; V \leq V_{\text{b}} \leq 4.0 \; V, \\ C_{\text{b}} = 30 \; pF, \; R_{\text{b}} = 1.4 \; k\Omega \end{array}$	44			ns
		$\label{eq:VDD} \begin{split} 2.7 \; V \leq V_{\text{DD}} < 4.0 \; \text{V}, 2.3 \; V \leq V_{b} \leq 2.7 \; \text{V}, \\ C_{b} = 30 \; p\text{F}, \; R_{b} = 2.7 \; \text{k}\Omega \end{split}$	44			ns
		$\label{eq:VDD} \begin{array}{l} 1.8 \ V \leq V_{\text{DD}} < 3.3 \ V, \ 1.6 \ V \leq V_{b} \leq 2.0 \ V, \\ C_{b} = 30 \ pF, \ R_{b} = 5.5 \ k\Omega \end{array}$	110			ns
SIp hold time (from SCKp↓) ^{Note 2}	tksii	$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \ 2.7 \ V \leq V_{\text{b}} \leq 4.0 \ V, \\ C_{\text{b}} = 30 \ pF, \ R_{\text{b}} = 1.4 \ k\Omega \end{array}$	19			ns
		$\label{eq:VDD} \begin{array}{l} 2.7 \ V \leq V_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	19			ns
		$\label{eq:VDD} \begin{array}{l} 1.8 \ V \leq V_{\text{DD}} < 3.3 \ V, \ 1.6 \ V \leq V_{b} \leq 2.0 \ V, \\ C_{b} = 30 \ pF, \ R_{b} = 5.5 \ k\Omega \end{array}$	19			ns
Delay time from SCKp↑ to	tkso1	$\begin{array}{l} 4.0 \; V \leq V_{\text{DD}} \leq 5.5 \; V, 2.7 \; V \leq V_{b} \leq 4.0 \; V, \\ C_{b} = 30 \; pF, \; R_{b} = 1.4 \; k\Omega \end{array}$			25	ns
SOp output Note 2		$\label{eq:V_b} \begin{split} 2.7 \; V \leq V_{\text{DD}} < 4.0 \; \text{V}, \; 2.3 \; \text{V} \leq V_{\text{b}} \leq 2.7 \; \text{V}, \\ C_{\text{b}} = 30 \; \text{pF}, \; R_{\text{b}} = 2.7 \; \text{k}\Omega \end{split}$			25	ns
					25	ns

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

- **2.** When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (V_{DD} tolerance) mode for the SOp pin and SCKp pin by using port input mode register 0, 1 (PIM0, PIM1) and port output mode register 0, 1 (POM0, POM1) (Redirect to P0 is not supported in 24-pin products.). Communication at different potential is not allowed in CSI01, CSI11.

- **Remarks 1.** R_b [Ω]: Communication line (SCKp, SOp) pull-up resistance, C_b [F]: Communication line (SCKp, SOp) load capacitance, V_b [V]: Communication line voltage
 - **2.** p: CSI number (p = 00, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0)

CSI mode connection diagram (during communication at different potential)



CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1)







CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Parameter	Symbol	(Conditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	tксү2	Noromal operation					
		$4.0~V \leq V_{\text{DD}} \leq 5.5~V,$	20 MHz < fмск ≤ 24 MHz	12/fмск			ns
		$2.7~V \leq V_b \leq 4.0~V$	8 MHz < fмск ≤ 20 MHz	10/fмск			ns
			4 MHz < fмск ≤ 8 MHz	8/fмск			ns
			fмск ≤ 4 MHz	6/fмск			ns
		$2.7 \text{ V} \le V_{DD} < 4.0 \text{ V},$	20 MHz < fмск ≤ 24 MHz	16/f мск			ns
		$2.3 \; V \le V_b \le 2.7 \; V$	16 MHz < fмск ≤ 20 MHz	14/fмск			ns
			8 MHz < fмск ≤ 16 MHz	12/fмск			ns
			4 MHz < fмск ≤ 8 MHz	8/fмск			ns
			fмск ≤ 4 MHz	6/fмск			ns
		$1.8 \text{ V} \le V_{\text{DD}} < 3.3 \text{ V},$	20 MHz < fмск ≤ 24 MHz	36/f мск			ns
		$1.6 \ V \le V_b \le 2.0 \ V$	16 MHz < fмск ≤ 20 MHz	32/f мск			ns
			8 MHz < fмск ≤ 16 MHz	26/f мск			ns
			4 MHz < fмск ≤ 8 MHz	16/f мск			ns
			fмск ≤ 4 MHz	10/fмск			ns
		SNOOZE mode			1	Mbps	
SCKp high-/low-level	tкн2,	$4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \ 2.7 \ V \leq V_{\text{b}} \leq 4.0 \ V$		tĸcy2/2 – 12			ns
width	tĸ∟2	$2.7 \text{ V} \le \text{V}_{\text{DD}} < 4.0 \text{ V}, 2.7 \text{ V}$	$2.7 \text{ V} \le V_{\text{DD}} < 4.0 \text{ V}, 2.3 \text{ V} \le V_{\text{b}} \le 2.7 \text{ V}$				ns
		$1.8 \text{ V} \le \text{V}_{\text{DD}} < 3.3 \text{ V}, 1.4$	tkcy2/2 - 50			ns	
SIp setup time	tsik2	$2.7~V \leq V_{\text{DD}} < 5.5~V$		1/fмск + 20			ns
(to SCKp↑) ^{Note 1}		$1.8~V \leq V_{\text{DD}} < 3.3~V$		1/fмск + 30			ns
SIp hold time (from SCKp↑) ^{Note 2}	tksi2			1/fмск + 31			ns
Delay time from	tĸso2	$4.0~V \leq V_{\text{DD}} \leq 5.5~V,2.7$	$7 \text{ V} \leq V_b \leq 4.0 \text{ V},$			2/fмск + 120	ns
SCKp↓ to SOp output		$C_b = 30 \text{ pF}, R_b = 1.4 \text{ kg}$	2				
Note 3		$2.7 \text{ V} \le \text{V}_{\text{DD}} < 4.0 \text{ V}, 2.1 \text{ V}$	$3 V \leq V_b \leq 2.7 V$,			2/fмск + 214	ns
		$C_b = 30 \text{ pF}, R_b = 2.7 \text{ ks}$	Ω				
		$1.8 \text{ V} \le \text{V}_{\text{DD}} < 3.3 \text{ V}, 1.4 \text{ V}$	$6 V \leq V_b \leq 2.0 V,$			2/fмск + 573	ns
		$C_b = 30 \text{ pF}$. $B_b = 5.5 \text{ kg}$	2				

(9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input) ($T_A = -40$ to $+85^{\circ}$ C, 1.8 V \leq V_{DD} \leq 5.5 V, V_{SS} = 0 V)

- Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **2.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from $SCKp\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp[↑]" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (V_{DD} tolerance) mode for the SOp and SCKp pins by using port input mode register 0, 1 (PIM0, PIM1) and port output mode register 0, 1 (POM0, POM1) (Redirect to P0 is not supported in 24-pin products.). Communication at different potential is not allowed in CSI01, CSI11.



- **Remarks 1.** R_b [Ω]: Communication line (SOp) pull-up resistance, C_b [F]: Communication line (SOp) load capacitance, V_b [V]: Communication line voltage
 - **2.** p: CSI number (p = 00, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0)
 - fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn)

CSI mode connection diagram (during communication at different potential)











CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



(10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I^2 C mode) (T₁ = 40 to +85°C 1.8 V < Vap < 5.5 V Vap = 0.V)

Parameter	Symbol	Conditions	MIN.		MAX.	Unit
SCLr clock frequency	fsc∟	$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \ 2.7 \ V \leq V_{\text{b}} \leq 4.0 \ V, \\ C_{\text{b}} = 100 \ pF, \ R_{\text{b}} = 2.8 \ k\Omega \end{array}$			400	kHz
		$\begin{array}{l} 2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} < 2.7 \ V, \\ C_{\text{b}} = 100 \ pF, \ R_{\text{b}} = 2.7 \ k\Omega \end{array}$			400	kHz
		$1.8 \ V \leq V_{\text{DD}} < 3.3 \ V, \ 1.6 \ V \leq V_{\text{b}} \leq 2.0 \ V,$			300	kHz
		$C_b = 100 \text{ pF}, \text{R}_b = 5.5 \text{k}\Omega$				
Hold time when SCLr = "L"	t∟ow	$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \ 2.7 \ V \leq V_{\text{b}} \leq 4.0 \ V, \\ C_{\text{b}} = 100 \ pF, \ R_{\text{b}} = 2.8 \ k\Omega \end{array}$	1150			ns
		$\label{eq:VDD} \begin{array}{l} 2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} < 2.7 \ V, \\ C_{\text{b}} = 100 \ pF, \ R_{\text{b}} = 2.7 \ k\Omega \end{array}$	1150			ns
		$1.8 \text{ V} \le \text{V}_{DD} < 3.3 \text{ V}, 1.6 \text{ V} \le \text{V}_{b} \le 2.0 \text{ V},$	1550			ns
Hold time when SCLr = "H"	tніgн	$\begin{array}{l} C_{b} = 100 \ \text{pr} \ , \ \text{Hb} = 5.5 \ \text{K2} \\ \hline 4.0 \ \text{V} \leq \text{V}_{\text{DD}} \leq 5.5 \ \text{V} \ , 2.7 \ \text{V} \leq \text{V}_{\text{b}} \leq 4.0 \ \text{V} \ , \\ \hline C_{\text{b}} = 100 \ \text{pF} \ , \ R_{\text{b}} = 2.8 \ \text{k}\Omega \end{array}$	675			ns
		$\label{eq:VDD} \begin{array}{l} 2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} < 2.7 \ V, \\ C_{\text{b}} = 100 \ p\text{F}, \ R_{\text{b}} = 2.7 \ k\Omega \end{array}$	600			ns
		$\label{eq:VD} \begin{array}{l} 1.8 \ V \leq V_{\text{DD}} < 3.3 \ V, \ 1.6 \ V \leq V_{\text{b}} \leq 2.0 \ V, \\ \\ C_{\text{b}} = 100 \ p\text{F}, \ R_{\text{b}} = 5.5 \ k\Omega \end{array}$	610			ns
Data setup time (reception)	tsu:dat	$\begin{array}{l} 4.0 \; V \leq V_{\text{DD}} \leq 5.5 \; V, 2.7 \; V \leq V_{\text{b}} \leq 4.0 \; V, \\ C_{\text{b}} = 100 \; \text{pF}, \; R_{\text{b}} = 2.8 \; \text{k}\Omega \end{array}$	1/fмск ^{Note} +190			ns
		$\label{eq:VDD} \begin{array}{l} 2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} < 2.7 \ V, \\ C_{\text{b}} = 100 \ pF, \ R_{\text{b}} = 2.7 \ k\Omega \end{array}$	1/fмск ^{№te} +190			ns
		1.8 V \leq V _{DD} < 3.3 V, 1.6 V \leq V _b \leq 2.0 V, C _b = 100 pF, R _b = 5.5 k Ω	1/fмск ^{Note} +190			ns
Data hold time (transmission)	thd:dat	$\begin{array}{l} 4.0 \ V \leq V_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V, \\ C_b = 100 \ pF, \ R_b = 2.8 \ k\Omega \end{array}$	0		355	ns
		$\label{eq:2.7} \begin{array}{ c c c c c } 2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} < 2.7 \ V, \\ C_{\text{b}} = 100 \ pF, \ R_{\text{b}} = 2.7 \ k\Omega \end{array}$	0		355	ns
		$\label{eq:VDD} \begin{array}{l} 1.8 \ V \leq V_{\text{DD}} < 3.3 \ V, \ 1.6 \ V \leq V_{\text{b}} \leq 2.0 \ V, \\ \\ C_{\text{b}} = 100 \ p\text{F}, \ R_{\text{b}} = 5.5 \ k\Omega \end{array}$	0		405	ns

Note Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".

- Caution Select the TTL input buffer and the N-ch open drain output (V_{DD} tolerance) mode for the SDAr pin and the N-ch open drain output (V_{DD} tolerance) mode for the SCLr pin by using port input mode register 0, 1 (PIM0, PIM1) and port output mode register 0, 1 (POM0, POM1). Communication at different potential is not allowed in IIC01, IIC11.
- **Remarks 1.** R_b [Ω]: Communication line (SDAr, SCLr) pull-up resistance, C_b [F]: Communication line (SDAr, SCLr) load capacitance, V_b [V]: Communication line voltage
 - **2.** r: IIC Number (r = 00, 20)
 - fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).
 m: Unit number (m = 0,1), n: Channel number (n = 0))
 - **4.** Simplified I^2C mode is supported by the R5F102 products.

Simplified I²C mode connection diagram (during communication at different potential)





Simplified I²C mode serial transfer timing (during communication at different potential)





2.5.2 Serial interface IICA

Parameter	Symbol	Conditions	Standar	d Mode	Fast Mode		Unit
			MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fsc∟	Fast mode: fclk≥ 3.5 MHz			0	400	kHz
		Normal mode: fc∟κ≥ 1 MHz	0	100			kHz
Setup time of restart condition ^{Note 1}	tsu:sta		4.7		0.6		μs
Hold time	thd:sta		4.0		0.6		μs
Hold time when SCLA0 = "L"	t∟ow		4.7		1.3		μs
Hold time when SCLA0 = "H"	tніgн		4.0		0.6		μs
Data setup time (reception)	tsu:dat		250		100		ns
Data hold time (transmission)Note 2	thd:dat		0	3.45	0	0.9	μs
Setup time of stop condition	tsu:sto		4.0		0.6		μs
Bus-free time	t BUF		4.7		1.3		μs

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.

2. The maximum value (MAX.) of the is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Remark The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Normal mode:	$C_b = 400 \text{ pF}, \text{ Rb} = 2.7 \text{ k}\Omega$
Fast mode:	$C_b = 320 \text{ pF}, \text{ Rb} = 1.1 \text{ k}\Omega$

tLOW tκ SCLA0 thd:dat tніgн ' t F tsu:sta thd:sta tsu:sto tsu:dat thd:STA SDAA0 1 BUE Stop Start Restart Stop condition condition condition condition

IICA serial transfer timing

2.5.3 On-chip debug (UART)

$(T_A = -40 \text{ to } +85^{\circ}C, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate			115.2 k		1 M	bps



2.6 Analog Characteristics

2.6.1 A/D converter characteristics

(1) When AVREF (+) = AVREFP/ANIO (ADREFP1 = 0, ADREFP0 = 1), AVREF (-) = AVREFM/ANI1 (ADREFM = 1), (target ANI pin : ANI2, ANI3)

(T _A = -40 to +85°C, 1.8 V ≤V _{DD} ≤	5.5 V, Vss = 0 V, Reference	voltage (+) = AVREFP, Refe	rence voltage (–) = AVREFM = 0 V)
--	-----------------------------	----------------------------	-----------------------------------

Parameter	Symbol	Cond	itions	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution			1.2	±3.5	LSB
Conversion time	tconv	$AV_{REFP} = V_{DD}$	$3.6~V \le V_{\text{DD}} \le 5.5~V$	2.125		39	μs
			$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	3.1875		39	μs
			$1.8~V \le V \text{DD} \le 5.5~V$	17		39	μs
Zero-scale error ^{Notes 1, 2}	Ezs	-				±0.25	%FSR
Full-scale error ^{Notes 1, 2}	Ers					±0.25	%FSR
Integral linearity error ^{Note 1}	ILE]				±2.5	LSB
Differential linearity error Note 1	DLE					±1.5	LSB
Reference voltage (+)	AVREFP			1.8		V _{DD}	V
Analog input voltage	VAIN			0		AVREFP	V
	VBGR	Internal reference volt 2.4 V \leq VDD \leq 5.5 V HS (high-speed main)	age is selected	1.38	1.45	1.50	V

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.



(2) When AVREF (+)= AVREFP/ANIO (ADREFP1 = 0, ADREFP0 = 1), AVREF (-) = AVREFM/ANI1 (ADREFM = 1), (target ANI pin : ANI16 to ANI22)

Parameter	Symbol	Cond	itions	MIN.	TYP.	MAX.	Unit
Resolution	Res			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution			1.2	±5.0	LSB
Conversion time	tconv	$AV_{REFP} = V_{DD}$	$3.6~V \le V_{DD} \le 5.5~V$	2.125		39	μs
			$2.7~V \leq V_{DD} \leq 5.5~V$	3.1875		39	μs
			$1.8~V \le V \text{DD} \le 5.5~V$	17		39	μs
Zero-scale error ^{Notes 1, 2}	Ezs	-				±0.35	%FSR
Full-scale error ^{Notes 1, 2}	Ers					±0.35	%FSR
Integral linearity error ^{Note 1}	ILE					±3.5	LSB
Differential linearity error Note 1	DLE					±2.0	LSB
Reference voltage (+)	AVREFP			1.8		VDD	V
Analog input voltage	VAIN			0		AVREFP and VDD	V
	VBGR	Internal reference volt	age is selected	1.38	1.45	1.5	V
		$2.4~V \leq V \text{DD} \leq 5.5~V$					
		HS (high-speed main)	mode				

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V}, \text{ Reference voltage } (+) = \text{AV}_{\text{REFP}}, \text{ Reference voltage } (-) = \text{AV}_{\text{REFM}} = 0 \text{ V})$

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.



(3) When AV_{REF} (+) = V_{DD} (ADREFP1 = 0, ADREFP0 = 0), AV_{REF} (-) = V_{SS} (ADREFM = 0), (target ANI pin : ANI0 to ANI3, ANI16 to ANI22)

Parameter	Symbol	Cond	itions	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution			1.2	±7.0	LSB
Conversion time	t CONV		$3.6~V \le V \text{DD} \le 5.5~V$	2.125		39	μs
			$2.7~V \leq V \text{DD} \leq 5.5~V$	3.1875		39	μs
			$1.8~V \le V \text{DD} \le 5.5~V$	17		39	μs
Zero-scale error ^{Notes 1, 2}	Ezs					±0.60	%FSR
Full-scale error ^{Notes 1, 2}	EFS					±0.60	%FSR
Integral linearity error ^{Note 1}	ILE					±4.0	LSB
Differential linearity error Note 1	DLE					±2.0	LSB
Analog input voltage	VAIN			0		VDD	V
	VBGR	Internal reference vol	tage is selected	1.38	1.45	1.50	V
		$2.4~V \leq V \text{DD} \leq 5.5~V$					
		HS (high-speed main) mode				

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V}, \text{ Reference voltage (+)} = \text{V}_{DD}, \text{ Reference voltage (-)} = \text{V}_{SS})$

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

- 2. This value is indicated as a ratio (%FSR) to the full-scale value.
- (4) When AVREF (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), AVREF (-) = AVREFM (ADREFM = 1), (target ANI pin : ANI0, ANI2, ANI3, ANI16 to ANI22)

(T_A = -40 to +85°C, 2.4 V \leq V_{DD} \leq 5.5 V, V_{SS} = 0 V, Reference voltage (+) = V_{BGR}, Reference voltage (-) = AV_{REFM} = 0 V, HS (high-speed main) mode)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	Res			8		bit
Conversion time	t CONV	8-bit resolution	17		39	μs
Zero-scale error ^{Notes 1, 2}	Ezs	$AV_{REFM} = 0 \text{ V}, 2.4 \text{ V} \leq \text{Vdd} \leq 5.5 \text{ V}$			±0.60	%FSR
Integral linearity error ^{Note 1}	ILE				±2.0	LSB
Differential linearity error Note 1	DLE				±1.0	LSB
Reference voltage (+)	VBGR		1.38	1.45	1.5	V
Analog input voltage	VAIN		0		VBGR	V

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.



2.6.2 Temperature sensor/internal reference voltage characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	VTMPS25	Setting ADS register = 80H, TA = +25°C		1.05		V
Internal reference voltage	VCONST	Setting ADS register = 81H	1.38	1.45	1.5	V
Temperature coefficient	Fvtmps	Temperature sensor that depends on the temperature		-3.6		mV/°C
Operation stabilization wait time	tamp				5	μs

(T_A = -40 to +85°C, 2.4 V \leq V_{DD} \leq 5.5 V, V_{SS} = 0 V, HS (high-speed main) mode

2.6.3 POR circuit characteristics

$(T_A = -40 \text{ to } +85^\circ \text{C}, \text{V}_{\text{SS}} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VPOR Power supply rise time		1.48	1.51	1.54	V
	VPDR	Power supply fall time	1.47	1.50	1.53	V
Minimum pulse width	Tpw		300			μs
Detection delay time					350	μs



2.6.4 LVD circuit characteristics

LVD Detection Voltage of Reset Mode and Interrupt Mode

(TA = -40 to +85°C, VPDR \leq VDD \leq 5.5 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection supply voltage	VLVDO	Power supply rise time	3.98	4.06	4.14	V
		Power supply fall time	3.90	3.98	4.06	V
	VLVD1	Power supply rise time	3.68	3.75	3.82	V
		Power supply fall time	3.60	3.67	3.74	V
	VLVD2	Power supply rise time	3.07	3.13	3.19	V
		Power supply fall time	3.00	3.06	3.12	V
	VLVD3	Power supply rise time	2.96	3.02	3.08	V
		Power supply fall time	2.90	2.96	3.02	V
	VLVD4	Power supply rise time	2.86	2.92	2.97	V
		Power supply fall time	2.80	2.86	2.91	V
	VLVD5	Power supply rise time	2.76	2.81	2.87	V
		Power supply fall time	2.70	2.75	2.81	V
	VLVD6	Power supply rise time	2.66	2.71	2.76	V
		Power supply fall time	2.60	2.65	2.70	V
	VLVD7	Power supply rise time	2.56	2.61	2.66	V
		Power supply fall time	2.50	2.55	2.60	V
	VLVD8	Power supply rise time	2.45	2.50	2.55	V
		Power supply fall time	2.40	2.45	2.50	V
	VLVD9	Power supply rise time	2.05	2.09	2.13	V
		Power supply fall time	2.00	2.04	2.08	V
	VLVD10	Power supply rise time	1.94	1.98	2.02	V
		Power supply fall time	1.90	1.94	1.98	V
	VLVD11	Power supply rise time	1.84	1.88	1.91	V
		Power supply fall time	1.80	1.84	1.87	V
Minimum pulse width	t∟w		300			μs
Detection delay time					300	μs



LVD detection voltage of interrupt & reset mode (T_A = -40 to +85°C, V_{PDR} \leq V_{DD} \leq 5.5 V, V_{SS} = 0 V)

Parameter	Symbol		Conc	MIN.	TYP.	MAX.	Unit	
LVD detection	VLVD11	VPOC2,	VPOC1, VPOC0 = 0, 0, 1, fa	Illing reset voltage: 1.8 V	1.80	1.84	1.87	V
voltage	VLVD10		LVIS1, LVIS0 = 1, 0	Rising reset release voltage	1.94	1.98	2.02	V
			(+0.1 V)	Falling interrupt voltage	1.90	1.94	1.98	V
	VLVD9		LVIS1, LVIS0 = 0, 1	Rising reset release voltage	2.05	2.09	2.13	V
			(+0.2 V)	Falling interrupt voltage	2.00	2.04	2.08	V
	VLVD2		LVIS1, LVIS0 = 0, 0	Rising reset release voltage	3.07	3.13	3.19	V
			(+1.2 V)	Falling interrupt voltage	3.00	3.06	3.12	V
	VLVD8	VPOC2,	VPOC1, VPOC0 = 0, 1, 0, fa	Illing reset voltage: 2.4 V	2.40	2.45	2.50	V
	VLVD7		LVIS1, LVIS0 = 1, 0	Rising reset release voltage	2.56	2.61	2.66	V
			(+0.1 V)	Falling interrupt voltage	2.50	2.55	2.60	V
	VLVD6		LVIS1, LVIS0 = 0, 1 (+0.2 V)	Rising reset release voltage	2.66	2.71	2.76	V
				Falling interrupt voltage	2.60	2.65	2.70	V
	VLVD1		LVIS1, LVIS0 = 0, 0	Rising reset release voltage	3.68	3.75	3.82	V
			(+1.2 V)	Falling interrupt voltage	3.60	3.67	3.74	V
	VLVD5	VPOC2,	VPOC1, VPOC1 = 0, 1, 1, fa	Illing reset voltage: 2.7 V	2.70	2.75	2.81	V
	VLVD4		LVIS1, LVIS0 = 1, 0	Rising reset release voltage	2.86	2.92	2.97	V
			(+0.1 V)	Falling interrupt voltage	2.80	2.86	2.91	V
	VLVD3		LVIS1, LVIS0 = 0, 1 (+0.2 V)	Rising reset release voltage	2.96	3.02	3.08	V
				Falling interrupt voltage	2.90	2.96	3.02	V
	VLVD0]	LVIS1, LVIS0 = 0, 0	Rising reset release voltage	3.98	4.06	4.14	V
			(+1.2 V)	Falling interrupt voltage	3.90	3.98	4.06	V



2.7 Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics

$(T_A = -40 \text{ to } +85^{\circ}\text{C})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR		1.47 ^{Note}		5.5	V

Note The value depends on the POR detection voltage. When the voltage drops, the data is retained before a POR reset is affected, but data is not retained when a POR reset is affected.



2.8 Flash Memory Programming Characteristics

Symbol Conditions Parameter MIN. TYP. MAX. $1.8~V \leq V_{\text{DD}} \leq 5.5~V$ MHz 1 24 System clock frequency **f**CLK $T_{A} = 85^{\circ}C^{Note 3}$ Code flash memory rewritable times Cerwr Retained for 20 years 1,000 Times Notes 1.2.3 T_A = 25°C ^{Note 3} Data flash memory rewritable times Retained for 1 year 1,000,000 Notes 1.2.3 T₄ = 85°C ^{Note 3} Retained for 5 years 100,000 T₄ = 85°C Note 3 Retained for 20 years 10.000

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

Notes 1. 1 erase + 1 write after the erase is regarded as 1 rewrite.

The retaining years are until next rewrite after the rewrite.

- 2. When using flash memory programmer and Renesas Electronics self program library.
- 3. These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.

Caution This specifications show target values, which may change after device evaluation.

Remark When updating data multiple times, use the flash memory as one for updating data.



Unit

2.9 Timing Specs for Flash Memory Programming Switching Modes

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
How long from when an external reset ends until the initial communication settings are specified	tsuinit	POR and LVD reset are released before external reset release			100	ms
How long from when the TOOL0 pin is placed at the low level until an external reset ends	tsu		10			μs
How long the TOOL0 pin must be kept at the low level after a reset ends (except soft processing time)	tно		1			ms



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset ends (POR and LVD reset must end before the pin reset ends.).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.
- **Remark** tsuinit: The segment shows that it is necessary to finish specifying the initial communication settings within 100 ms from when the resets end.
 - tsu: How long from when the TOOL0 pin is placed at the low level until an external reset ends.
 - thd: How long to keep the TOOL0 pin at the low level from when the external and internal resets end. (except soft processing time)



3. PACKAGE DRAWINGS

3.1 20-pin products

R5F1026AASP, R5F10269ASP, R5F10268ASP, R5F10267ASP, R5F10266ASP R5F1036AASP, R5F10369ASP, R5F10368ASP, R5F10367ASP, R5F10366ASP R5F1026ADSP, R5F10269DSP, R5F10268DSP, R5F10267DSP, R5F10266DSP R5F1036ADSP, R5F10369DSP, R5F10368DSP, R5F10367DSP, R5F10366DSP

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LSSOP20-4.4x6.5-0.65	PLSP0020JB-A	P20MA-65-NAA-1	0.1





detail of lead end





	(UNIT:mm)
ITEM	DIMENSIONS
D	6.50±0.10
Е	4.40±0.10
HE	6.40±0.20
А	1.45 MAX.
A1	0.10±0.10
A2	1.15
е	0.65±0.12
bp	0.22 + 0.10 - 0.05
С	$0.15 \pm 0.05 - 0.02$
L	0.50±0.20
У	0.10
θ	0° to 10°

©2012 Renesas Electronics Corporation. All rights reserved.

Dimensions "%1" and "%2" do not include mold flash.
 Dimension "%3" does not include trim offset.



3.2 24-pin products

R5F1027AANA, R5F10279ANA, R5F10278ANA, R5F10277ANA R5F1037AANA, R5F10379ANA, R5F10378ANA, R5F10377ANA R5F1027ADNA, R5F10279DNA, R5F10278DNA, R5F10277DNA R5F1037ADNA, R5F10379DNA, R5F10378DNA, R5F10377DNA

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-HWQFN24-4x4-0.50	PWQN0024KE-A	P24K8-50-CAB-1	0.04











	(UNIT:mm)
ITEM	DIMENSIONS
D	4.00 ± 0.05
Е	4.00 ± 0.05
А	$0.75\pm\!0.05$
b	0.25 + 0.05 - 0.07
е	0.50
Lp	$0.40\pm\!0.10$
х	0.05
У	0.05

ITEM		D2		E2			
		MIN	NOM	MAX	MIN	NOM	MAX
EXPOSED DIE PAD VARIATIONS	A	2.45	2.50	2.55	2.45	2.50	2.55

©2012 Renesas Electronics Corporation. All rights reserved.



3.3 30-pin products

R5F102AAASP, R5F102A9ASP, R5F102A8ASP, R5F102A7ASP R5F103AAASP, R5F103A9ASP, R5F103A8ASP, R5F103A7ASP R5F102AADSP, R5F102A9DSP, R5F102A8DSP, R5F102A7DSP R5F103AADSP, R5F103A9DSP, R5F103A8DSP, R5F103A7DSP

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LSSOP30-0300-0.65	PLSP0030JB-B	S30MC-65-5A4-3	0.18



©2012 Renesas Electronics Corporation. All rights reserved.
Page 61 of



L

Μ

Ν

Ρ

т U 0.5 0.13

0.10

3°+5°

0.25

 0.6 ± 0.15

RL78/G12 Data Sheet

		Description		
Rev.	Date	Page	Summary	
1.00	Dec 10, 2012	-	First Edition issued	

All trademarks and registered trademarks are the property of their respective owners.

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc.

NOTES FOR CMOS DEVICES

- (1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN: Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (MAX) and VIH (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN).
- (2) HANDLING OF UNUSED INPUT PINS: Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.
- (3) PRECAUTION AGAINST ESD: A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.
- (4) STATUS BEFORE INITIALIZATION: Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.
- (5) POWER ON/OFF SEQUENCE: In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.
- (6) INPUT OF SIGNAL DURING POWER OFF STATE : Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 3. Renesas Electronics does not assume any liability for infingement of patents, copyrights, or other intellectual property rights of third patries by or arising from the use of Renesas Electronics products or
- technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

*Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations.
- It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



SALES OFFICES

Refer to "http://www.renesas.com/" for the latest and detailed information

Renesas Electronics Corporation

http://www.renesas.com

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-8000, Fax: +1-408-588-6130 Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220 Renesas Electronics Europe Limited Dukes Meadow, Milload Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-651-700, Fax: +44-1628-651-804 Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +44-116503-1327 Renesas Electronics (Shanghal) Co., Ltd. 7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: +86-21-55, Fax: +86-10-8235-7679 Renesas Electronics (Shanghal) Co., Ltd. Unit 204, 205, AZIA Center, No.1233 Lujiazul Ring Rd., Pudong District, Shanghai 200120, China Tel: +86-27-577-1818, Fax: +86-27-6887-7888 Renesas Electronics Thong Kong Limited Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +85-2886-9318, Fax: +852-2886-9022/9044 Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit #06-621 Hyliux Innovation Centre Singapore 339949 Tel: +65-621-30/200, Fax: +65-6213-0300 Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit #06-621 Hyliux Innovation Centre Singapore 339949 Tel: +65-6213-0200, Fax: +65-6213-0300 Renesas Electronics Kingayai Sch.Bhd. Unit 90, Block B, Menara Armcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petalling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-375-9390, Fax: +65-6213-0300