(The Original User Manual's Name MC10P01)

8 Bit MCU designed by SinoMCU

# 2014/3/24

Note: Should there be any inconsistencies between Chinese and English version, the Chinese version shall prevail.



上海晟矽微电子有限公司

Shanghai SinoSun Microelectronics Co., Ltd.

### Contents

intro	oduction	3
1. 1	Product Features	3
1.2	Block Diagram	4
1.3	Pin Assignment	4
1.4	Pin Description	5
CPU .		5
2. 1	Instruction Set	5
2.2	Address Space	5
2.3	Program Memory - ROM	5
2.4	User Data Memory - RAM	5
2.5	Configuration Bit - OPBIT	5
2.6	Control Registers	6
Syste	em Clock	6
3. 1	External Oscillator	7
3. 2	Internal High-accuracy RC	7
GPI0		7
Timer		9
IROUT	Port	. 11
Inter	rrupt	. 12
7. 1	General Description	. 12
7.2	Keyboard Interrupt	. 13
7.3	Timer Interrupt	. 14
Syste	em Operation Modes	. 15
8. 1	STOP Mode	. 15
8.2	WAIT Mode	. 15
Elect	crical Specification	. 16
9. 1	Absolute Rating	. 16
9. 2	DC Electrical Characteristics	. 16
9.3	AC Electrical Characteristics	. 17
Typic	cal Application Schematics	. 18
Dimer	asion of Package	. 20
	1. 1 1. 2 1. 3 1. 4 CPU . 2. 1 2. 2 2. 3 2. 4 2. 5 2. 6 Syste 3. 1 3. 2 GPIO Timer IROUT Inter 7. 1 7. 2 7. 3 Syste 8. 1 8. 2 Elect 9. 1 9. 2 9. 3 Typic	1. 1 Product Features 1. 2 Block Diagram 1. 3 Pin Assignment 1. 4 Pin Description CPU 2. 1 Instruction Set 2. 2 Address Space 2. 3 Program Memory - ROM 2. 4 User Data Memory - RAM 2. 5 Configuration Bit - OPBIT 2. 6 Control Registers System Clock 3. 1 External Oscillator 3. 2 Internal High-accuracy RC GPIO Timer IROUT Port Interrupt 7. 1 General Description 7. 2 Keyboard Interrupt 7. 3 Timer Interrupt System Operation Modes 8. 1 STOP Mode 8. 2 WAIT Mode Electrical Specification 9. 1 Absolute Rating 9. 2 DC Electrical Characteristics.

### MC10P5010 User Manual


#### 1 Introduction

MC10P5010 is a high-performance, 8-bit Microcontroller. It has internal high-accuracy RC oscillator circuit and infrared emission diode driving circuit. It provides perfect solution for the remote control of TV, DVD, STB etc.


#### 1.1 Product Features


- ♦ 8-bit CPU with CISC structure (compatible with HCO5)
- ♦ 1K\*8 bits OTP ROM
- ♦ 32 bytes RAM (including stack)
- ♦ 8-bit timer
- ♦ 9 channels keyboard interrupt (KBI)
- ❖ Infrared remote control code output IROUT, which has 8 types carrier frequency selectable, and can drive infrared emission diode directly
- ♦ Two types of oscillating mode:
  - External crystal or ceramic oscillator with frequency from 325KHz to 4MHz Internal high-accuracy 4MHz RC oscillator (Frequency deviation less than 1%; CONDITION: 3.0V, 25 °C)
- ♦ Low power dissipation (idle current less than 1uA@3V)
- ♦ Data stored in RAM can be maintained for more than 24 hours (CONDITION: supply voltage is higher than 0.7V)
- ♦ Serial programming interface circuit
- ♦ Protecting program memory data
- ♦ Operating voltage range
  - 2.0~5.5V @ External oscillating mode
  - 1.8~5.5V @ Internal oscillating mode
- ♦ Package type: SOP20 (300mil), SOP16 (150mil)

### 1.2 Block Diagram



### 1.3 Pin Assignment





### 1.4 Pin Description

Name	Direction	Function Description
OSCI/PC0	I/O	External Oscillator/GPIO (while configured as internal RC mode)
OSCO/PC1	I/O	External Oscillator/GPIO (while configured as internal RC mode)
GND	P	Ground
VDD	P	Source
VPP/PB0	Ţ	Programming high voltage input; GPIO, pull-up resistor selectable, keyboard interrupt can
VII/IBO	1	be triggered
PB2-PB7	I/O	GPIO, pull-up resistor selectable
PA0-PA7	I/O	GPIO, pull-up resistor selectable, keyboard interrupt can be triggered

#### 2 CPU

#### 2.1 Instruction Set

MC10P5010 uses HC05 compatible instruction set. For detail information about instruction set, please refer to the datasheet "HC05 Instruction Set" provided by Sinosun.

Note: Instruct "MUL" is not available.

### 2.2 Address Space

\$0000-\$000F: Control Register

\$0010-\$00DF: Reserved

\$00E0-\$00FF: RAM (including Stack)

\$0100-\$1BFF: Reserved \$1C00-\$1FFF: OTP ROM

### 2.3 Program Memory - ROM

Program memory of MC10P5010, which is used to store instructions, is an OTP ROM with size of 1K bytes. The highest address (\$1FF0~\$1FFF) area of program memory is reset/interrupt vector area (§错误!未找到引用源。).

### 2.4 User Data Memory - RAM

User data memory of MC10P5010 has 32 bytes, which are shared with stack. For more information about stack, please refer to the datasheet "HC05 Instruction Set".

### 2.5 Configuration Bit - OPBIT

Configuration Bit (OPBIT) is a special bit of OTP. It is used as configuring system functions. OPBIT is set while programming OTP ROM data with special programmer designed by Sinosun. MC10P5010's OPBIT is defined as follows.

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
OPBIT	ENCR	-	PBP0	IRPO	RCEN	FC2	FC1	FC0

BIT[7] **ENCR** - Program memory protection bit 0: Protection is enabled 1: Protection is disabled **BIT[5] PBPO** - PBO pull-up enable bit 0: PBO 50Kohm pull-up resistor is disabled 1: PBO 50Kohm pull-up resistor is enabled BIT[4] **IRPO** - IROUT logic selection 0: IROUT outputs negative logic 1: IROUT outputs positive logic BIT[3] RCEN - Internal RC / External OSC selection 0: External OSC mode 1: Internal RC mode BIT[2:0] FC[2:0] - Carrier wave frequency selection 000: Carrier frequency is 1/6 of system frequency (about 38KHz @ Fosc=455KHz) 001: Carrier frequency is 1/36 of system frequency (about 56KHz @ Fosc=4MHz) 010: Carrier frequency is 1/50 of system frequency (about 40KHz @ Fosc=4MHz) 011: Carrier frequency is 1/53 of system frequency (about 38KHz @ Fosc=4MHz) 100: Carrier frequency is 1/56 of system frequency (about 36KHz @ Fosc=4MHz) 101: Carrier frequency is 1/61 of system frequency (about 33KHz @ Fosc=4MHz) 110: Carrier frequency is 1/64 of system frequency (about 31.5KHz @ Fosc=4MHz) 111: Carrier frequency is 1/74 of system frequency (about 27KHz @ Fosc=4MHz)

### 2.6 Control Registers

All the registers of MC10P5010 are listed below. Detail functions of these registers are described in the following contents.

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	初始值
\$00	PA	R/W	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0	0000 0000
\$01	PB	R/W	PB7	PB6	PB5	PB4	PB3	PB2	1	PB0	0000 00-0
\$04	DDRA	R/W	DDRA7	DDRA6	DDRA5	DDRA4	DDRA3	DDRA2	DDRA1	DDRA0	0000 0000
\$05	DDRB	R/W	DDRB7	DDRB6	DDRB5	DDRB4	DDRB3	DDRB2	1	KBEB0	0000 00-0
\$08	TDR	R/W	TDR7	TDR6	TDR5	TDR4	TDR3	TDR2	TDR1	TDR0	uuuu uuuu
\$09	TCR	R/W	TIF	TIM	-	-	PRER	PR2	PR1	PR0	01 0100
\$0B	KBIM	R/W	KBE7	KBE6	KBE5	KBE4	KBE3	KBE2	KBE1	KBE0	0000 0000
\$0C	MCR	R/W	KBIE	KBIC	-	PBP	PBP3	PBP2	OUTC	FCAE	00-0 0000
\$0D	PC	R/W	1	1	-	-	-	ı	PC1	PC0	00
\$0E	DDRC	R/W	-	-	-	-	-	-	DDRC1	DDRC0	00

Note: "-" means the bit is not defined; "u" means the initial value is indefinite.


### 3 System Clock

The signal Fosc is generated by external crystal (or ceramic) oscillator or internal high-accuracy RC oscillator.

The primary system clock (Fsys) is 1/2 frequency division of the signal Fosc.

#### 3.1 External Oscillator

Crystal (or ceramic) oscillator is connected as following diagram when the external oscillator mode is selected. The oscillating frequency must be in the range of 325KHz to 8MHz. The capacitor Cx is usually required (When selecting 3.5MHz or higher frequency oscillator, Cx can be omitted). It is strongly recommended to make the crystal (or ceramic) oscillator as near as possible to



Osc. Freq.	Capacitance of Cx
8MHz	Omitted/15p
4MHz	Omitted /15p/30p
3.64MHz	Omitted /15p/30p
455KHz	100p-300p

The following table lists some typical oscillator frequency and recommended capacitance value of Cx.

Note: Considering the different characteristics of different types of

oscillator, the capacitance value listed are merely suggested. Please select the capacitor cautiously according to the characteristic of crystal (or ceramic) oscillator.

OSCI and OSCO pin, because of oscillating starting and stability.

### 3.2 Internal High-accuracy RC


The frequency of MC10P5010's RC oscillator is 4MHz.

While selecting internal RC mode, PCO and PC1 can be used as GPIO.

Special Note: To make oscillating accurately and stably, it is necessary to connect a capacitor, whose capacitance is larger than 10uF, between VDD and GND, and let the distance from the capacitor to the chip as short as possible (less than 5cm).

#### 4 GPIO

MC10P5010 has 16 general purpose input/output (GPI0) ports (PA7-PA0, PB7-PB2, PC1, PC0) and one input ports (PB0). Each GPI0 is controlled by the corresponding Data Register bit (PA, PB and PC) and Direction Register bit (DDRA, DDRB and DDRC). When a GPI0 (excluding PC1 and PC0) is used as input port, it can select internal pull-up 25Kohm resistor or not through setting the register KBIM or PBP, PBP3 and PBP2 in MCR. The following figure shows the structure of GPI0.





The function of data register and direction register is listed below.

R/W	DDR	Function
W	0	The port is in input mode. Data is written into the output data latch.
W	1	The port is in output mode. Data is written into the output latch and output to the port.
R	0	The port is in input mode. The state of port is read.
R	1	The port is in output mode. The output data latch is read.

PAs can be used as keyboard interrupt input. Each PAs can be configured by corresponding bit of KBIM. When KBEn=1 (n=0 to 7), PAn is configured as keyboard interrupt input, meanwhile the pull-up resistor is connected. For detail information about keyboard interrupt, please refer to § 7.2.

When PB2-PB7 is configured as input, internal pull-up resistor can be selected. The pull-up of PB2 is controlled by PBP2 in MCR, PB3's is controlled by PBP3, and PB4-PB7's are all controlled by PBP.

PBO is used as high voltage input when programming OTP. Normally, it is used as an input, and has a selectable internal pull-up resistor, and can be configured as keyboard interrupt input (controlled by KBEBO in DDRB). Refer to §7.2.

PC1 and PC0 can be used as GPIO when internal RC mode is selected.

Here are the relative registers of GPIO.

\$00	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PA	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value	0	0	0	0	0	0	0	0

BIT[7:0] PAn - PA Data register (n=7-0)

\$04	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
DDRA	DDRA7	DDRA6	DDRA5	DDRA4	DDRA3	DDRA2	DDRA1	DDRA0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value	0	0	0	0	0	0	0	0

BIT[7:0] DDRAn - PA Direction register (n=7-0)

0: Configured to input

1: Configured to output

\$01	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PB	PB7	PB6	PB5	PB4	PB3	PB2	-	PB0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	-	R
Initial Value	0	0	0	0	0	0	-	0

**BIT[7:2] PBn** - PB Data register (n=7-2)

BIT[0] PBO - PBO Data bit, it is read-only bit because PBO is always input

\$05	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
DDRB	DDRB7	DDRB6	DDRB5	DDRB4	DDRB3	DDRB2	-	KBEB0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	-	R/W
Initial Value	0	0	0	0	0	0	-	0

**BIT[7:2] DDRBn** - PB Direction register (n=7-2)

0: Configured to input

1: Configured to output

\$0C	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
MCR	KBIE	KBIC	-	PBP	PBP3	PBP2	OUTC	FCAE
R/W	R/W	R/W	-	R/W	R/W	R/W	R/W	R/W
Initial Value	0	0	1	0	0	0	0	0

BIT[4] PBP - PB7-PB4 pull-up selection

0: PB7-PB4's 25Kohm pull-up is disconnected

1: PB7-PB4's 25Kohm pull-up is connected (the port must be configured to input)

BIT[3] PBP3 - PB3 口上拉

0: PB3' s 25Kohm pull-up is disconnected

1: PB3's 25Kohm pull-up is connected (the port must be configured to input)

BIT[2] PBP2 - PB2 口上拉

0: PB2's 25Kohm pull-up is disconnected

1: PB2's 25Kohm pull-up is connected (the port must be configured to input)

Note: PB0' s pull-up resistor is controlled by PBP0 in OPBIT.

\$0D	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
•	טונ ז	טונ ט	טונ ט	ד וטונ	Dit o	DIL Z	וווט	
PC	-	-	-		- 1	-	PC1	PC0
R/W	-	-	-	-	1-1	V-	R/W	R/W
Initial Value	-	-	-			-	0	0

BIT[1:0] PCn - PC Data register (n=1-0)

\$0E	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
DDRC	-	( - N		-	-	-	DDRC1	DDRC0
R/W	4	7-1	-	-	-	-	R/W	R/W
Initial Value	A V		-	-	-	-	0	0

**BIT[1:0] DDRCn** - **PC** Direction register (n=1-0)

0: Configured to input

1: Configured to output


#### 5 Timer

The timer of MC10P5010 contains a single 8-bit software programmable count-down counter with 7-bit software selectable prescaler. The counter may be preset under software control and decrements towards zero. When the counter decrements to zero, the timer interrupt flag (TIF bit in TCR) is set. Once the timer interrupt flag is set, an interrupt is generated to CPU only if TIM bit in TCR and I-bit in CCR are cleared. For more information about interrupt, please refer to §错误!未找到引用源。.

The timer counts the system clock (through prescaler) continuously. The contents of the counter (TDR) may be read at any time without disturbing the count. If writing TDR, the counter will count from the new value.

The prescaler is a 7-bit divider, which can get division ratio of 1, 2, 4, 8, 16, 32, 64 or 128. PR2, PR1 and PRO of TCR are programmed to choose the appropriate prescaler output which is used as the 8-bit counter clock input. The processor cannot write into or read from the prescaler; however, its contents can be cleared to all zeros by writing the PRER in the TCR.

The timer block diagram is shown below.



Here are the relative registers of Timer.

\$08	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TDR	TDR7	TDR6	TDR5	TDR4	TDR3	TDR2	TDR1	TDR0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value	u	u	u	u	u	u	u	u

BIT[7:0] TDR[7:0] - TDR is a read/write register which contains the current value of 8-bit count-down timer.

\$09	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TCR	TIF	TIM	-	-	PRER	PR2	PR1	PR0
R/W	R/W	R/W	-	-	R/W	R/W	R/W	R/W
Initial Value	0	1	-	-	0	1	0	0

**BIT[7] TIF** - Timer interrupt flag

0: The timer has not reached a count of zero

1: The timer has reached a count of zero

Writing a "0" clears TIF. Writing a "1" has no effect.

BIT[6] TIM - Timer interrupt mask

0: Timer interrupt is not masked (enabled).

1: Timer interrupt is masked (disabled).

**BIT[3] PRER** - Prescaler reset bit

Writing a "1" to PRER will reset prescaler to zero. This bit always reads as zero.

BIT[2:0] PR[2:0] - Prescaler division ratio selection


The following table lists the value of PR[2:0] and the corresponding division ratio.

PR2	PR1	PR0	Division Ratio
0	0	0	1
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	16
1	0	1	32
1	1	0	64
1	1	1	128

### 6 IROUT Port

IROUT has ability to sink large current. It can drive infrared emission diode directly. IROUT outputs remote control signal with carrier wave whose duty ratio is 1/3. The frequency of IROUT has 8 types of selection controlled by FC[2:0] in OPBIT. IRPO of OPBIT controls positive

or negative logic of IROUT signal.



FCAE in MCR controls whether carrier wave is valid or not. OUTC in MCR controls the logic of IROUT. If FCAE or OUTC is zero, the prescaler will be cleared to zero, which guaranteed the first cycle of IROUT is entire. The following is the truth table of IRPO, OUTC, FCAE and IROUT.

IRPO	FCAE	OUTC	IROUT
0	0	0	Н
0	0	1	L (without carrier)
0	1	0	Н
0	1	1	L (with carrier)
1	0	0	L
1	0	1	H (without carrier)
1	1	0	L

	1	1	1	H (with carrier)
--	---	---	---	------------------

The carrier wave of IROUT is generated based on the system clock (1/2 frequency of oscillator frequency). FC[2:0] in OPBIT is used to configure the ratio as the following table.

		OSC.	IROUT
FC[2:0]	Ratio to Fsys	Frequency	Carrier Frequency
		(Hz)	(Hz)
000	6	445K	37.91K
001	36	4M	55.56K
010	50	4M	40.00K
011	53	4M	37.74K
100	56	4M	35.71K
101	61	4M	32.78K
110	64	4M	31.25K
111	74	4M	27.03K

Here are the relative registers of IROUT.

\$0C	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
MCR	KBIE	KBIC	-	PBP	PBP3	PBP2	OUTC	FCAE
R/W	R/W	R/W	-	R/W	R/W	R/W	R/W	R/W
Initial Value	0	0	-	0	0	0	0	0

BIT[1] OUTC - IROUT logic control bit

0: IROUT outputs logic 0

1: IROUT outputs logic 1

BIT[0] FCAE - Carrier wave output enable bit

0: IROUT outputs without carrier wave

1: IROUT outputs with carrier wave

### 7 Interrupt

### 7.1 General Description

The interrupts of MC10P5010 are keyboard interrupt (KBI), timer interrupt (TMI) and software interrupt (SWI). KBI and TMI can be masked by I bit, which is in CPU status control register CCR, but SWI cannot be masked. Furthermore, SWI is also an instruct. For details about SWI, please refer to the datasheet "HC05 Instruction Set".

The process of interrupt response is:

♦ While interrupt request occurring, CPU pushes all the relative registers (5 bytes altogether) to the system stack, set I bit to 1, and mask all the other interrupts. Differently from system reset, hardware interrupt does not terminate current instruction execution, but suspends itself until current instruction finished.

- ♦ While responding interrupt, firstly, CPU fetches the entrance address of the interrupt service subroutine from the corresponding interrupt vector, then jumps to the subroutine and executes.
- ❖ Each interrupts service subroutine needs an RTI instruct. When executing RTI, CPU pops all status registers from the system stack, and executes the instruct exactly after the interrupt happened.


The interrupt vectors are shown bellow. The priority is decreased from bottom to top in the list.

Vector Address	Interrupt
\$1FF0:\$1FF1	Reserved
\$1FF2:\$1FF3	Reserved
\$1FF4:\$1FF5	KBI
\$1FF6:\$1FF7	TMI
\$1FF8:\$1FF9	Reserved
\$1FFA:\$1FFB	Reserved
\$1FFC:\$1FFD	SWI
\$1FFE:\$1FFF	RESET

### 7.2 Keyboard Interrupt

PAO-PA7 and PBO can be used as keyboard interrupt inputs. All the keyboard interrupt inputs use a single interrupt requirement port and a single interrupt vector. The processor must read from GPIO's data register to determine which port triggers the interrupt.

The keyboard interrupt circuit diagram is shown below.



The keyboard interrupt (KBI) requirement is relative with three factors.

- (1) KBIE in MCR. KBIE is enable bit of KBI. While KBIE=1, KBI function is enabled. While KBIE=0, KBI function is disabled.
- (2) KBE[7:0] (corresponding to PA[7:0]) and KBEBO (corresponding to PBO). While KBEn=1 (KBEBO=1), the KBI function of PAn (PBO) is enabled, otherwise KBI function is disabled.
- (3) The state of PA7-PAO and PBO. When the state of the pin changes from high level to low, the KBI interrupt is triggered. So, KBI is low level triggered interrupt.

KBIC in MCR is relative to KBI response. After the processor responds the KBI interrupt, KBIC bit should be written to "1", otherwise, the KBI requirement will be latched, which means the interrupt will be responded endlessly.

Here are the relative registers of KBI.

\$0B	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
KBIM	KBE7	KBE6	KBE5	KBE4	KBE3	KBE2	KBE1	KBE0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value	0	0	0	0	0	0	0	0

BIT[7:0] KBEn - PA keyboard interrupt function enable bit (n=7-0)

0: PAn's keyboard interrupt function is disabled

1: PAn's keyboard interrupt function is enabled (configuring PAn to input mode and connects internal 25Kohm pull-up resistor automatically)

\$05	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
DDRB	DDRB7	DDRB6	DDRB5	DDRB4	DDRB3	DDRB2	1-	KBEB0
R/W	R/W	R/W	R/W	R/W	R/W	R/W		R/W
Initial Value	0	0	0	0	0	0	A -	0

BIT[0] KBEBO - PBO keyboard interrupt function enable bit

0: PBO's keyboard interrupt function is disabled

1: PBO's keyboard interrupt function is enabled (pull-up resistor of PBO is controlled by PBPO in OPBIT)

\$0C	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
MCR	KBIE	KBIC		PBP	PBP3	PBP2	OUTC	FCAE
R/W	R/W	R/W	-	R/W	R/W	R/W	R/W	R/W
Initial Value	0	0	-	0	0	0	0	0

BIT[7] KBIE - Keyboard interrupt enable bit

0: Keyboard interrupts master is disabled.

1: Keyboard interrupts master is enabled.

BIT[6] KBIC - Keyboard interrupt clear bit

Writing a "1" clears the keyboard interrupt latch. Writing a "0" has no effect. This bit always reads as zero.

### 7.3 Timer Interrupt

The timer interrupt (TMI) requirement is relative with two factors.

- (1) Timer interrupt mask bit TIM. While TIM=1, the timer interrupt is masked, otherwise the timer interrupt is enabled.
- (2) Timer interrupt flag bit TIF. When the counter of timer decrements to zero, TIF will be set, which means TMI is triggered. TIF could not be cleared automatically, so it must be cleared by software.

For more information about the function of TMI and TIF, please refer to <u>§错误!未找到引用</u>源。.

### 8 System Operation Modes

MC10P5010 has two low power modes: STOP mode and WAIT mode.

#### 8.1 STOP Mode

The instruct STOP makes MCU enter STOP mode, which has several effects bellow:

- ♦ System primary oscillator stops
- ♦ Clear I bit in CCR, and enable interrupt
- ♦ Data stored in RAM will be maintained
- ♦ All states of GPIO remain System primary oscillator stops
- ♦ All the internal operation stops

If one of the following things happens, MCU will exit from STOP mode.

- ♦ KBI request occurs
- ♦ Any type of system reset occurs

While MCU works under STOP mode, almost all the operations terminate, so the power dissipation is very low.

#### 8.2 WAIT Mode

The instruct WAIT makes MCU enter WAIT mode, which has several effects bellow:

- ♦ CPU clock stops
- ♦ CPU process and internal bus activities terminate
- ♦ Clear I bit in CCR, and enable interrupt
- ♦ Data stored in RAM will be maintained
- ♦ All states of GPIO remain
- ♦ All states of registers remain

If one of the following things happens, CPU clock will restarts and MCU will exit from WAIT mode.

- ♦ Any type of interrupt request occur
- ♦ Any type of system reset occurs

While MCU works under WAIT mode, activities of CPU stop, but the system primary oscillator still works, so the power dissipation is lower than under normal mode.

# 9 Electrical Specification

### 9.1 Absolute Rating

Rating	Symbol	Value	Unit
Supply Voltage	VDD	-0.3~6.5	V
Input Voltage	VIN	VSS-0.3~VDD+0.3	V
Operating Temperature	TA	-40~85	$^{\circ}\mathbb{C}$
Storage Temperature	Tstg	-65~150	$^{\circ}\!\mathbb{C}$

### 9.2 DC Electrical Characteristics

VDD=3V,  $T=25^{\circ}C$ 


Characteristics	Symbol	Pin	Condition	Min.	Тур.	Max.	Unit
Operating Voltage VDD		External Oscillating		2.0	_ <	5.5	V
		Internal Oscillating		1.8	6	5.5	V
Input Leakage Current	$V_{\text{leak}}$	All input ports	VIN=VDD,0	- 60	- 1	±1	uA
Input High Voltage	$V_{ih}$	All input ports	Α	0.7VDD	·	VDD	V
Input Low Voltage	$V_{il}$	All input ports		0		0.2VDD	V
Pull-up Resistance	$R_{\mathrm{U1}}$	PA7-PA0 PB7-PB2	( D	10	25	50	Kohm
Pull-up Resistance	$R_{U2}$	PB0		30	50	80	Kohm
Output High Current	$I_{\mathrm{oh}}$	PA7-PA0 PB7-PB2 PC1-PC0 IROUT	V <sub>oh</sub> =2.7V	3	5		mA
Output Low Current	$ m I_{ol1}$	PA7-PA0 PB7-PB2 PC1-PC0	$V_{ol}=0.3V$	10	14		mA
Output Low Current	${ m I}_{ m ol2}$	IROUT	V <sub>ol</sub> =1.5V	300	400		mA
Idle Supply Current	$ m I_{dds}$	VDD	VDD=3V in STOP mode		0.1	1	uA
Dynamic Supply Current	$ m I_{ddc}$	VDD	VDD=3V no load			3	mA
LVR Voltage	$V_{ m lvr}$		$T=-20^{\circ}C \sim 70^{\circ}C$	1.15	1.4	1.65	V

#### 9.3 AC Electrical Characteristics


VDD=3V, T=25℃

Characteristics	Symbol Pin		Condition	Min.	Тур.	Max.
External Oscillator Frequency	$F_{osc}$		325K		8M	Hz
Internal RC Frequency	F <sub>hrc1</sub>	T=25°C VDD=3V	-1%	4	+1%	MHz
	F <sub>hrc2</sub>	T=-20°C $\sim$ 70°C VDD=1.8 $\sim$ 3.6V	-2%	4	+2%	MHz

VDD=3V, Built-in RC fosc vs Temperature




Temperature=27°C, Built-in RC fosc vs VDD





### 10 Typical Application Schematics

#### SOP20, Internal RC Oscillator




Note1: The decoupling capacitor C2 should not be omitted. C2 must be positioned as close as possible to the IC pins. The distance should not be larger than 5cm.

Note2: If the current of the infrared emission diode D1 is particularly large, the current-limiting resistor R1 should not be omitted.

Note3: The capacitor C1 could be omitted normally.

### SOP20, External Crystal/Ceramic Oscillator




Note1: The decoupling capacitor C2 should not be omitted. C2 must be positioned as close as possible to the IC pins. The distance should not be larger than 5cm.

Note2: If the current of the infrared emission diode D1 is particularly large, the current-limiting resistor R1 should not be omitted.

Note3: The capacitor C1 could be omitted normally.

### SOP16, Internal RC Oscillator




Note1: The decoupling capacitor C2 should not be omitted. C2 must be positioned as close as possible to the IC pins. The distance should not be larger than 5cm.

Note2: If the current of the infrared emission diode D1 is particularly large, the current-limiting resistor R1 should not be omitted.

Note3: The capacitor C1 could be omitted normally.

### SOP16, External Crystal/Ceramic Oscillator




Note1: The decoupling capacitor C2 should not be omitted. C2 must be positioned as close as possible to the IC pins. The distance should not be larger than 5cm.


Note2: If the current of the infrared emission diode D1 is particularly large, the current-limiting resistor R1 should not be omitted.

Note3: The capacitor C1 could be omitted normally.

# 11 Dimension of Package

### SOP20 (300mil)









Sb-al		Unit: mil		Unit: mm			
Symbol	Min.	Typical	Max.	Min.	n. Typical Max		
A	394	-	420	10.01		10.67	
В	290	-	300	7.37		7.62	
С	14	-	20	0.36	1	0.51	
C'	495	_	512	12.57	1 -	13.00	
D	92	<b>6</b>	104	2.34	-	2.64	
Е	- /	50		1-1	1.27	-	
F	4	-	-	0.10	-	-	
G	32	(-)	38	0.81	-	0.97	
Н	4	_	12	0.10	-	0.30	
α	0°	-	8°	0°	-	8°	

### SOP16 (150mil)







C11	Unit: mil			Unit: mm			
Symbol	Min.	Typical Max.		Min.	Typical	Max.	
A	238	İ	244	6.05	1	6.20	
В	150	1	157	3.80	1	4.00	
С	14	İ	19	0.36		0.48	
C'	386	İ	398	9.80	4	10.10	
D	53	-	62	1.35	( - \	1.57	
Е	ı	50	1	ŀ	1.27	1	
F	4	1	1	0.10			
G	22	-	32	0.56		0.82	
Н	4		12	0.10	-	0.30	
α	0°	-	8°	0°	-	8°	

### 12 REVISION HISTORY

REV.	Date	Description
1.0	2011-08-05	First edition issued
1.3	2014-03-24	The user manual's name MC10P01 changed to MC10P5010.

