



Cortex-M3

- Cortex-M3, as a RISC processor, is a load/store architecture with three basic types of instructions:
 - Register-to-register operations for processing data
 - Memory operations which move data between memory and registers
 - Control flow operations enabling programming language control flow such as if and while statements and procedure calls





	Special Registers
	Name Functions xPSR Program Status Registers PRIMASK Interrupt Mask Registers BASEPRI Interrupt Mask
	CONTROL Control Register
Register	CONTROL Control Register
Register xPSR	Control register
	Function Provide ALU flags (zero flag, carry flag), execution status, and current executing interrupt
xPSR	Function Provide ALU flags (zero flag, carry flag), execution status, and current executing interrupt number
xPSR PRIMASK	Function Provide ALU flags (zero flag, carry flag), execution status, and current executing interrupt number Disable all interrupts except the nonmaskable interrupt (NMI) and HardFault

Outline Registers Memory map Program code Memory protection unit (MPU) Peripherals Memories – basic concepts





L	PC1768 -	- Flash mei character			dyna	imic	
T _{amb} = -40 °C	lash characteristics C to +85 °C, unless otherw			Ma	Lee	Mari	11-24
Symbol	Parameter	Conditions	(1)	Min	Тур	Max	Unit
N _{endu}	endurance		<u>11</u>	10000	100000	-	cycles
t _{ret}	retention time	powered		10	-	-	years
		unpowered		20	-	-	years
t _{er}	erase time	sector or multiple consecutive sectors		95	100	105	ms
tprog	programming time		[2]	0.95	1	1.05	ms
	f program/erase cycles. ning times are given for writing	g 256 bytes from RAM to the flas	h. Data mu	st be writter	n to the flash in k	blocks of 256	δ bytes.





Cortex-M3 Memory Address Space (1)

- ARM Cortex-M3 has a single "physical" address space of 2³² bytes (4 GB)
- ARM Cortex-M3 Technical Reference Manual defines how this address space is to be used (predefined memory map)
- The SRAM and Peripheral areas are accessed through the System bus
- The "Code" region is accessed through the ICode (instructions) and DCode (constant data) buses



	0xE00FF000	ROM Table			0xFFFFFFFF
	0xE00FEFFF	External Private Peripheral Bus		Vendor Specific	
Memory	0xE0042000			Vendor opecnic	0xE0100000
	0/20011000	ETM	- \		0xE0100000
Man (2)	0xE0040000	TPIU		Private Peripheral Bus: Debug/External	0xE0040000
Map (2)	0xE003FFFF		\sim	Private Peripheral Bus:	0xE003FFFF
	0xE000F000	Reserved		Internal	0xE0000000
	0xE000E000	NVIC	1 /	,	0xDFFFFFFF
	0xE000DFFF	Reserved	1 /		
	0xE0003000			External Device	
	0xE0002000	FPB		External Device	
	0xE0001000	DWT	-/		0xA0000000
	0xE0000000	ITM		1 GB	0x9FFFFFFF
					0,0111111
	0x43EEEEE		7		
			$\left \right\rangle$	External RAM	
		Bit-Band Alias	$ \rangle$		
	0x42000000	32 MB		1 GB	
	0x41FFFFFF				0x5FFFFFFF
	0x40100000	31 MB	- \	Peripherals	
	0	Bit-Band Region			0x40000000
	0x40000000	1MB		0.5 GB	0x3FFFFFFF
	0x23FFFFFF			SRAM	
				0.5 GB	
		Bit-Band Alias	1 /		0x1FFFFFFF
	0x22000000	32 MB		Code	
	0x21FFFFFF				
	0x20100000	31 MB	- / -	0.5 GB	0x00000000
	0x20000000	1MB Bit-Band Region			

















Peripherals

- LPC1768 microcontrollers are based on the Cortex-M3 processor with a set of peripherals distributed across three buses – Advanced High-performance Bus (AHB) and its two Advanced Peripheral Bus (APB) sub-buses APB1 and APB2.
- These peripherals:
 - are controlled by the CM3 core with load and store instructions that access memory mapped registers
 - can "interrupt" the core to request attention through peripheral specific interrupt requests routed through the NVIC
- Data transfers between peripherals and memory can be automated using DMA
- Labs will cover among others:
 - basic peripheral configuration (e.g., lab1 illustrates GPIO General Purpose I/O peripherals)
 - how interrupts can be used to build effective software
 - how to use DMA to improve performance and allow processing to proceed in parallel with data transfer

Peripherals
 Peripherals are "memory-mapped" core interacts with the peripheral hardware by reading and writing peripheral "registers" using load and store instructions The various peripheral registers are documented in the user and reference manuals documentation include bit-level definitions of the various registers and info on how interpret those bits
 No real need for a programmer to look up all these values as they are defined in the library file lpc17xx.h as: <pre>LPC_UART1_BASE LPC_SPI_BASE LPC_GPIOINT_BASE LPC_ADC_BASE </pre>

Peripherals

- Typically, each peripheral has:
 - control registers to configure the peripheral
 - **status registers** to determine the current peripheral status
 - **data registers** to read data from and write data to the peripheral



Outline

- Registers
- Memory map
- Program code
- Memory protection unit (MPU)
- Peripherals
- Memories basic concepts



Memory: basic categories

Writable?

- Read-Only Memory (ROM):
 - Can only be read; cannot be modified (written) by the processor. Contents of ROM chip are set before chip is placed into the system.
- Random-Access Memory (RAM):
 - Read/write memory. Although technically inaccurate, term is used for historical reasons. (ROMs are also random access.)

Permanence?

- Volatile memories
 - Lose their contents when power is turned off. Typically used to store program while system is running.
- Non-volatile memories do not.
 - Required by every system to store instructions that get executed when system powers up (boot code).

iteau-ii	rite Memory		Read-Only Memory	
Volatile Memory		Non-volatile Memory		
Random Access	Sequential Access	EPROM	Mask-Programmed ROM (PROM)	
SRAM DRAM	FIFO LIFO Shift Register CAM	EEPROM FLASH	(nonvolatile)	
 Random access: EPROM: erasable EEPROM: electric FLASH: memory s Access pattern: s (stack), shift regis 	netic disk, retains its stored nemory locations can be rea programmable read-only m ally erasable programmable tick, USB disk equential access: (video me ter, content-addressable m c: dynamic needs periodic m Metrics:	ad or written in a ran nemory e read-only memory mory streaming) firs emory efresh but is simpler	ndom order st-in-first-out (buffer), last-in-first-out r, higher density	









Storage-permanence

Range of storage permanence

- High end
 - essentially never loses bits
 - e.g., mask-programmed ROM
- Middle range
 - · holds bits days, months, or years after memory's power source turned off
 - e.g., NVRAM
- Lower range
 - · holds bits as long as power supplied to memory
 - e.g., SRAM
- Low end
 - begins to lose bits almost immediately after written refreshing needed
 - e.g., DRAM
- Nonvolatile memory
 - Holds bits after power is no longer supplied
 - High end and middle range of storage permanence













Memory type	Read speed	Write speed	Volatility	density	power	rewrite
SRAM	+++	+++	-	-		++
DRAM	+	+		++	-	++
EPROM	+	-	+		+	-
EEPROM	+	-	+		+	+
Flash	+		+	+	+	+





<section-header> Mask-programmed Robins Connections "programmed" at fabrication est of masks Lowest write ability only once Highest storage permanence bits never change unless damaged Typically used for final design of high-volume systems spread out NRE (non-recurrent engineering) cost for a low unit cost











FLASH

- Extension of EEPROM
 - Same floating gate principle
 - Same write ability and storage permanence
- Fast erase
 - Large blocks of memory erased at once, rather than one word at a time
 - Blocks typically several thousand bytes large
- · Writes to single words may be slower
 - Entire block must be read, word updated, then entire block written back

FLASH applications

- Flash technology has made rapid advances in recent years.
 - cell density rivals DRAM; better than EPROM; much better than EEPROM.
 - multiple gate voltages can encode 2 bits per cell.
 - many-GB devices available
- ROMs and EPROMs rapidly becoming obsolete.
- Replacing hard disks in some applications.
 - smaller, lighter, faster
 - more reliable (no moving parts)
 - cost effective
- PDAs, cell phones, laptops, iPods, etc...

RAM: "Random-Access" Memory

- Typically volatile memory
 - bits are not held without power supply
- Read and written to easily by microprocessor during execution
- Internal structure more complex than ROM
 - a word consists of several memory cells, each storing 1 bit
 - each input and output data line connects to each cell in its column
 - rd/wr connected to every cell
 - when row is enabled by decoder, each cell has logic that stores input data bit when rd/wr indicates write or outputs stored bit when rd/wr indicates read





RAM variations

- PSRAM: Pseudo-static RAM
 - DRAM with built-in memory refresh controller
 - Popular low-cost high-density alternative to SRAM
- NVRAM: Nonvolatile RAM
 - Holds data after external power removed
 - Battery-backed RAM
 - SRAM with own permanently connected battery
 - writes as fast as reads
 - no limit on number of writes unlike nonvolatile ROM-based memory
 - SRAM with EEPROM or FLASH
 - stores complete RAM contents on EEPROM or FLASH before power turned off



DDR1 SDRAM, DDR2

- Double Data Rate synchronous dynamic random access memory (DDR1 SDRAM) is a class of memory integrated circuits used in computers.
- The interface uses double pumping (transferring data on both the rising and falling edges of the clock signal) to lower the clock frequency
- One advantage of keeping the clock frequency down is that it reduces the signal integrity requirements on the circuit board connecting the memory to the controller
- DDR2 memory is fundamentally similar to DDR SDRAM
- DDR2 SDRAM can perform four transfers per clock using a multiplexing technique

