

## **Disclaimer**

Specifications written in this manual are believed to be accurate, but are not guaranteed to be entirely free of error. Specifications in this manual may be changed for functional or performance improvements without notice. Please make sure your manual is the latest edition. While the information herein is assumed to be accurate, SEGGER MICROCONTROLLER GmbH & Co. KG (the manufacturer) assumes no responsibility for any errors or omissions and makes and you receive no warranties. The manufacturer specifically disclaims any implied warranty of fitness for a particular purpose.

## **Copyright notice**

The latest version of this manual is available as PDF file in the download area of our website at www.segger.com. You are welcome to copy and distribute the file as well as the printed version. You may not extract portions of this manual or modify the PDF file in any way without the prior written permission of the manufacturer. The software described in this document is furnished under a license and may only be used or copied in accordance with the terms of such a license.

2014 SEGGER Microcontroller GmbH & Co. KG, Hilden / Germany

## **Trademarks**

Names mentioned in this manual may be trademarks of their respective companies.

Brand and product names are trademarks or registered trademarks of their respective holders.

## **Contact / registration**

Please register the software via email. This way we can make sure you will receive updates or notifications of updates as soon as they become available. For registration please provide the following information:

- Company name and address
- Your name
- Your job title
- Your Email address and telephone number
- Name and version of the product you purchased

Please send this information to: register@segger.com

#### Contact address

SEGGER Microcontroller GmbH & Co. KG In den Weiden 11 D-40721 Hilden Germany Email: support@segger.com Internet: www.segger.com

## Version of software, manual

This manual describes the software *emLoad* version 3.14I.

#### Print date: 11.09.2014

Manual	Date	By	Explanation							
3.14mR0	140911	00	- Port added: RX, IAR compiler							
3.14IR0	140512	00	- RX210 devices added to RX, HEW4 compiler							
3.14kR0	140417	00	- Port added: CM3, ST STM32F40x, IAR compiler							
3.14jR0	131014	00	- Port added: M32C, Renesas NC308 compiler							
3.14iR0	130926	00	- Port added: CM3, Freescale Kinetis K10, KEIL MDK ARM							
			- Port added: CM3, ST STM32F20x, KEIL MDK ARM							
3.14hR0	130801	00	<ul> <li>RX63x devices added to RX, HEW4 compiler</li> </ul>							
3.14R4	130222	00	- Port added: CM3, STM32F10x, IAR Compiler							
3.14R3	121218	00	- Port added: CM3, STM32L15x, IAR Compiler							
3.14R2	120604	00	- Port added: RX, HEW4 Compiler							
3.14R1	111027	00	- Port added: CM3, Luminary, IAR Compiler							
3.14R0	110530	00	<ul> <li>Fixed prototypes for FLASH0_*/FLASH1_* routines.</li> </ul>							
			- Port added: R8C IAR Compiler							
3.12R12	101102	00	- Port added: R32C, HEW4 Compiler							
			- 1M Devices added to R32C port							
3.12R11	101015	00	- Port added : ATMEL SAM7L, IAR Compiler							
3.12R10	100920	00	- Port added : CM3, LPC17xx, IAR Compiler							
3.12R9	100503	00	- Port added : R32C, IAR Compiler							
3.12R8	100421	00	- AT91SAM7SE devices added to AT91SAM7 port							
3.12R7	100415	00	- Port added : M16C/65, IAR Compiler							
3.12R6	070928	JE	<ul> <li>Support for block A added to M32C ports</li> </ul>							
3.12R5	070928	JE	- M3087 CPUs added to Renesas M32C ports							
3.12R4	070301	JE	<ul> <li>'Mitsubishi' replaced with 'Renesas'</li> </ul>							
			<ul> <li>Renesas M16C port adapted to new IAR workbench</li> </ul>							
3.12R3	061019	JE	- Port added : ATMEL Atmega644, IAR-compiler							
3.12R2	060823	JE	- New port for ARM AT91SAM7 added.							
3.12R1	060623	JE	- New port for ARM LH754XX added.							
3.12R0	060515	JE	- Support for external flash area added.							
3.10R11	060113	JE	- New port for M32C and Renesas NC308 compiler added.							

3.10R10	051024	JE	- New port for ARM LPC2XXX added.					
3.10R9	050906	JE	- New devices added to M32C port.					
3.10R8	050705	JE	Command line options reworked.					
3.10R7	050511	JE	New port for Mitsubishi M32C added.					
3.10R6	050420	JE	- Detailed explanation added for how to use external flash devices.					
3.10R5	050411	JE	- M16C port: Mentioned, that FixVect.xxx may need to be modified					
3.10R4	050224	JE	- New devices added to M16C port					
3.10R3	050211	JE	- New devices added to M16C port					
3.10R2	040729	JE	- Explanation of FLASH_RELOCATECODE improved					
3.10R1	040527	JE	- Macros added to configuration chapters					
			- Available ports added					
			- Updater revised					
3.10R0	040525	JE	- Port added : ATMEL ATmega128, IAR-compiler					
3.00R8	040415	JE	- Port added: Mitsubishi M16C, TASKING-compiler					
3.00R7	040406	JE	- Interrupt processing explained					
			- Complete revise					
3.00R6	040330	JE	- Adapted to new version of PC program					
3.00R5	040312	JE	- FLASHConf.h added					
3.00R4	040128	JE	<ul> <li>Routines of USER.c added to chapter « How to port »</li> </ul>					
			- ENABLE_TRANSMITTER and DISABLE_TRANSMITTER added					
			- Flash routines changed					
3.00R3	030805	JE	- Port added: Mitsubishi M16C, NC30-compiler					
3.00R2	030521	JE	- Port added: ARM AT91, IAR-compiler					
3.00R1	030411	JE	- Port added: Mitsubishi M16C, IAR-compiler					
3.00R0	030306	JE	- Initial release					

# Contents

Disclaimer	2
Copyright notice	2
Trademarks	2
Contact / registration	3
Version of software, manual	3
Contents	5
1. About this document	10
1.1. Assumptions	10
1.2. Typographic Conventions for Syntax	10
1.3. Glossary	10
2. Introduction to <i>emLoad</i>	11
2.1. What is <i>emLoad</i>	11
2.2. Function of the software	11
2.3. Availability and FLASH devices	11
2.4. Configuration	11
3. PC-program: <i>HEXLoad</i>	12
3.1. Installation	12
3.2. Starting <i>HEXLoad</i>	12
3.3. Menu items	13
3.3.1. File Menu	13
3.3.2. Edit Menu	13
3.3.3. View Menu	14
3.3.4. Target Menu	14
3.3.5. Options Menu	15
3.4. Command line options	16
3.4.1. Table of commands	16
3.4.2. Examples	16
3.5. Using the <b>emLoad</b> software	17
4. PC-program: <i>Updater</i>	21
4 1 How to exchange the firmware	21
4.2 How the <i>Lindater</i> works	21
4.3 Using the <b>Undater</b>	23
5 Understanding the BTI	25
5.1 Flowchart	25
5.2 Memory man	26
5.3 Interrunts	26
5.3.1 Different types of interrupt processing	26
5.4 Reset	27
5.4.1 Fixed vector	27
5.4.2 Fixed address	27
6 Configuration	28
6.1 Configuring BTI Conf h	28
6.1.1 Application name	28
6.1.2 Huge pointer	28
6.1.3. Use of functions for reading and writing 32 bit values	29
6.1.4 Wait time after reset	20
6 1 5 Write block size	29
6 1 6 Transmitter enable / disable	29
6 1 7 Feed watchdog	29
6 1 8 User flash area	30
	55

6.1.9. Number of data bytes	
6.1.10. Password	
6.2. Configuring FLASH_Config.h	
6.2.1. Basic data types	
6.2.2. Huge pointer	
6.2.3. Relocate flash routines	
7. Generic program modules of the BTL	
8. How to port	
8.1. CPU related routines. CPU.c	
8.1.1. CPU Exit()	
8 1 2 CPU GetName()	34
8 1 3 CPU Init()	34
8 1 4 CPU Poll()	34
8 1 5 CPU StartApplication()	35
8.2 LIART related routines LIART c	37
8.2.1 LIART Evit()	37
8.2.2. IIADT Init()	
0.2.3. UART_FUII()	۵۵ د
	۵۵ مود
8.3. FLASH Telaled Toulines, FLASH.C	
8.3.1. FLASH_EraseSector()	
8.3.2. FLASH_GetNumSectors()	
8.3.3. FLASH_WVriteAdr()	
8.4. User routines, USER.c	
8.4.1. USER_Init()	
8.4.2. USER_Exit()	
8.4.3. USER_Poll()	
8.5. Using external flash routines	41
8.5.1. Supported hardware	41
8.5.2. Configuration	
8.5.3. Flash sectoring	43
8.5.4. Additional options	
8.6. Interrupts	45
8.6.1. Different types of interrupt proce	essing45
9. Available ports	47
9.1. Renesas M16C	
9.1.1. Supported CPU's:	
9.1.2. Memory map	
9.1.3. CPU specific configuration file	
9.1.4. CPU specific configuration para	meters:
9.1.5. FLASH specific configuration file	
9 1 6 FLASH specific configuration pa	rameters 50
9 1 7 IAR-compiler	51
9.1.8 Renesas NC30-compiler	52
9 1 9 TASKING-compiler	53
9.2 Renesas M16C65	54
9.2.1 Sunnorted CPU's	54
9.2.2. Memory man	
9.2.2. Memory map 9.2.3 CDI Lengeific configuration file	
9.2.0. OF U Specific configuration para	
9.2.4. OF O Specific configuration fild	וופופוס
9.2.3. FLASH specific configuration file	;
9.2.0. FLASH Specific configuration pa	Tamelers
9.2.7. IAK-complier	
9.3. Renesas M32C	

	9.3.4. CPU specific configuration parameters:	. 59
	9.3.5. FLASH specific configuration file	. 59
	9.3.6. FLASH specific configuration parameters:	. 59
	9.3.7. IAR-compiler	. 60
	9.3.8. Renesas NC308-compiler	. 61
94	Renesas R32C	62
0.1.	941 Supported CPU's	62
	9.4.2 Memory man	62
	9.4.3 CPU specific configuration file	63
	0.4.4. CDU specific configuration parameters:	. 03
	9.4.4. CFO Specific configuration file	.03
	9.4.5. FLASH specific configuration me	. 03
	9.4.6. FLASH specific configuration parameters:	. 63
	9.4.7. IAR-compiler	. 64
	9.4.8. RENESAS-compiler	. 65
9.5.	Renesas RX	. 66
	9.5.1. Supported CPU's:	. 66
	9.5.2. Memory map	. 66
	9.5.3. CPU specific configuration file	. 67
	9.5.4. CPU specific configuration parameters:	. 67
	9.5.5. FLASH specific configuration file	. 67
	9.5.6. FLASH specific configuration parameters:	. 67
	957 RENESAS-compiler	68
	958 IAR-compiler	69
96	Renesas R8C	. 00
5.0.	9.6.1 Supported CPLI's:	71
	9.0.1. Supported OF 0.5.	. / 1
	9.0.2. Memory map	. / 1
	9.0.3. CPU specific configuration nerometers:	. 72
	9.6.4. CPO specific configuration parameters	. 72
	9.6.5. FLASH specific configuration file	. 72
	9.6.6. FLASH specific configuration parameters:	. 72
	9.6.7. IAR-compiler	. 73
9.7.	ARM AT91M40800	. 74
	9.7.1. Supported CPU's:	. 74
	9.7.2. Memory map	. 74
	9.7.3. CPU specific configuration file	. 75
	9.7.4. CPU specific configuration parameters:	. 76
	9.7.5. IAR-compiler	. 77
9.8.	ARM AT91SAM7	. 78
	9.8.1. Supported CPU's:	. 78
	9.8.2. Memory map	.78
	983 CPU specific configuration file	79
	984 CPU specific configuration parameters:	79
	9.8.5 ELASH specific configuration file	70
	9.0.0. T LASH specific configuration parameters:	70
	9.0.0. FLASH specific configuration parameters	. 7 9
0 0		. 00
ອ.ອ.	ARIVI A 1 9 IOAIVI / L.	.01
		. Ծไ
	9.9.2. Memory map	. 81
	9.9.3. CPU specific configuration file	. 82
	9.9.4. CPU specific configuration parameters:	. 82
	9.9.5. FLASH specific configuration file	. 82

 9.3.1. Supported CPU's:
 57

 9.3.2. Memory map
 57

 9.3.3. CPU specific configuration file
 59

9.9.6. FLASH specific configuration parameters:	82
9.9.7. IAR-compiler	83
9.10. ARM LH754XX	84
9.10.1. Supported CPU's:	84
9.10.2. Memory map	84
9.10.3. CPU specific configuration file	85
9.10.4. CPU specific configuration parameters:	85
9.10.5. FLASH specific configuration file	85
9.10.6. FLASH specific configuration parameters:	85
9.10.7. IAR-compiler	86
9.11. ARM LPC2XXX	
9.11.1. Supported CPU's:	
9.11.2. Memory map	
9.11.3. CPU specific configuration file	
9.11.4. CPU specific configuration parameters:	
9 11 5 FLASH specific configuration file	88
9 11 6 FLASH specific configuration parameters	88
9 11 7 Keil-compiler	89
$9.12  \Delta \text{TMFL}  \Delta \text{Tmega} 128$	۵۵
0 12 1 Supported CPU's	۵۵ ۵۱
0.12.7. Memory man	۵۵ ۵۵
0.12.2. Memory map	00
9.12.3. CFU specific configuration parameters:	
9.12.4. CPO specific configuration parameters.	
9.12.3. IAR-COMPIEL	
9.13. ATMEL ATMEga044	
9.13.1. Supported CPU s:	
9.13.2. Memory map	
9.13.3. CPU specific configuration file	
9.13.4. CPU specific configuration parameters:	
9.13.5. IAR-compiler	
9.14. Cortex-M3 Luminary	
9.14.1. Supported CPU's:	
9.14.2. Memory map	96
9.14.3. CPU specific configuration file	97
9.14.4. CPU specific configuration parameters:	97
9.14.5. FLASH specific configuration file	97
9.14.6. FLASH specific configuration parameters:	97
9.14.7. IAR-compiler	
9.15. Cortex-M3 LPC17xx	99
9.15.1. Supported CPU's:	99
9.15.2. Memory map	99
9.15.3. CPU specific configuration file	
9.15.4. CPU specific configuration parameters:	
9.15.5. FLASH specific configuration file	
9.15.6. FLASH specific configuration parameters:	
9.15.7. IAR-compiler	
9.16. Cortex-M3 STM32F10x	
9.16.1. Supported CPU's:	
9.16.2. Memory map	
9.16.3. CPU specific configuration file	103
9.16.4. CPU specific configuration parameters	103
9.16.5. FLASH specific configuration file	103
9.16.6. FLASH specific configuration parameters	103
9 16 7 JAR-compiler	105

9.17. Cor	tex-M3 STM32L15x	106
9.17	7.1. Supported CPU's:	106
9.17	7.2. Memory map	106
9.17	7.3. CPU specific configuration file	107
9.17	7.4. CPU specific configuration parameters:	107
9.17	7.5. FLASH specific configuration file	107
9.17	7.6. FLASH specific configuration parameters:	107
9.17	7.7. IAR-compiler	108
9.18. Cor	tex-M3 STM32F20x	109
9.18	3.1. Supported CPU's:	109
9.18	3.2. Memory map	109
9.18	3.3. CPU specific configuration file	110
9.18	3.4. CPU specific configuration parameters:	110
9.18	3.5. FLASH specific configuration file	110
9.18	3.6. FLASH specific configuration parameters:	110
9.18	3.7. KEIL MDK ARM-compiler	111
9.19. Cor	tex-M3 STM32F40x	112
9.19	9.1. Supported CPU's:	112
9.19	9.2. Memory map	112
9.19	9.3. CPU specific configuration file	113
9.19	9.4. CPU specific configuration parameters:	113
9.19	9.5. FLASH specific configuration file	113
9.19	9.6. FLASH specific configuration parameters:	113
9.19	9.7. IAR-compiler	114
9.20. Cor	tex-M3 Freescale Kinetis K10	115
9.20	0.1. Supported CPU's:	115
9.20	0.2. Memory map	115
9.20	0.3. CPU specific configuration file	116
9.20	0.4. CPU specific configuration parameters:	116
9.20	0.5. FLASH specific configuration file	116
9.20	0.6. FLASH specific configuration parameters:	117
9.20	0.7. KEIL MDK ARM-compiler	117
10. Index		118

# 1. About this document

This guide describes how to install and use the *emLoad* software for embedded applications.

*emLoad* consists of two parts: The bootstrap loader (BTL) and the *HEXLoad* software for the PC.

Parts of the source code for the target hardware are listed and explained, especially those which may be adapted to the target processor and the actually used FLASH memory.

### 1.1. Assumptions

This guide assumes that you already have a solid knowledge of the following:

- The software-tools used to build your application (assembler, linker, "C"-compiler)
- The C-language
- The target processor

If you feel your knowledge of C is not good enough, we recommend *The C Programming Language* by Kernighan and Richie, which describes the standard in C-programming and in newer editions also covers ANSI C.

## 1.2. Typographic Conventions for Syntax

This manual uses the following typographic conventions for syntax:

Regular size Arial for normal text

Regular size courier for text that you enter at the command-prompt and for what you see on your display

Regular size courier for system-functions mentioned in the text

```
Reduced size courier in a frame for program examples
```

#### **Boldface Arial for very important sections**

Italic text for keywords

### 1.3. Glossary

The following table shows the abbreviations used in this manual:

Abbreviation	Meaning				
BTL	Boots trap loader				
UART	Universal asynchronous receiver transmitter				
SFR	Special function register				

# 2. Introduction to *emLoad*

## 2.1. What is *emLoad*

**emLoad** is a software which allows program updates and verification in embedded applications via serial interface. The software consists of a Windows program and a program for the target application (BTL).

The only things required are an embedded application with a FLASH-type memory for program storage, a communications interface (type RS-232) and the software for application and PC: *emLoad*.

### 2.2. Function of the software

After RESET the BTL is started instead of the application program. The BTL waits for a configurable time (default .5 sec.) for a data frame from the PC. If the communication with the PC times out, the BTL checks if a valid application is in the flash memory. If this is so, it is started.

The only difference for the application program when running with bootloader is that it is located in different areas of the flash memory and that it is not started right after RESET; but with a certain delay. The application program is otherwise not affected by the BTL and has all resources available. It can use the entire RAM of the target system and can use interrupts without limitation.

## 2.3. Availability and FLASH devices

The software is written completely in ANSI-"C" and can therefore be used on most microcontrollers. The only things needed to port the BTL for a particular application are: a "C"-module for access to the peripherals of the microcontroller and a "C"-module containing the programming algorithm for the FLASH-memory chip(s). For latest information about supported devices, please visit our web site. Ports for other microcontrollers can be made in short time.

## 2.4. Configuration

The target program can be configured to meet the requirements of the application by modifying a configuration file BTLCONF.H. Adjustable are baudrate, application name, system frequency of the CPU, interface selection, reset delay and the optional password.

Further customizations - i.e. special initialization of the hardware - can be achieved by modifying the source code. Using *emLoad* with an external FLASH chip is no problem, even automatic recognition of the used FLASH chip is possible through reading of device- and manufacturer ID.

# 3. PC-program: HEXLoad

The PC-Program is very easy to use. Any hex file can be loaded and transferred to the BTL for a program update. *HEXLoad* is a 32 bit Windows application and can be started from the Explorer or from the command line. The following is a "screen shot" of the PC-program with loaded hex file programming a target chip:

💦 HexLoad V3	.00															_ 🗆 ×
<u>File E</u> dit <u>V</u> iew	<u>T</u> arget	Opti	ons <u>W</u> i	ndow	Help											
Project							- 10	l ×I		Taro	et					_ 🗆 🗙
Hexfile:	M16	C B	TL.mot						Ra	nge			C0(	)00 ·	- FBFEF	
COM Port:	1	_							СВ	C.			_			
Baudrate:	576	00							Ар	plica	ntion	:	BTI	_M1	6C Dec 5 2002 09:05	:36
										U:			M1	6C	24	
									BI	L Ve	rsio	n	BII	. V2	.34	
Rev Current da	ta - [C:\'	Work'	GSCDe	mo4A	ll\Ou	tput\	M16	C_EV	₩23\	BTL\	Exe\	M16	C_BT	L.ma	t]	- II X
Address: 0xC00	000	x1	x2 x4													
Address	0 1	2	3 4	5	6	7	8	9	A	B	С	D	E	F	ASCII	
C0000	CØ ØØ	EC	00 10	00	17	00	E9	00	FF	FF	FF	FF	00	00		
C0010	FF FF 73 74	00 00	00 00 00 54	6F	00 75	63	68 68	01 4 D	ØC 61	6E	00 00	4D	54 61	65	st TouchMan Mai	
C0030	6E 54	61	73 6H	00	86	09	ØC	00	B1	09	ØC	00	C2	09	nTask	
C0040	0C 00	00	<b>00</b> 64	00	C8	00	29	01	88	01	E3	01	39	02	d9.	
C0050	8A 02	D4	02 18	03	53	03	87	03	B2	03	D4	03	EC	03	·····\$	
C0050	FB 03 FA 00	00 01	04 00 01 21	00 01	29 4F	00 01	51 6C	00 01	79 89	00 01	НØ АЗ	00 01	C5 RD	00 01	).ų.y N 1	
C0080	D5 01	EB	01 00	02	ØC	00	14	00	03	00	02	00	A2	00		
C0090	0C 00	EA	00 00	00	00	00	00	00	86	00	ØC	00	00	00		
C00A0	00 00	40	00 00	50	00	00	64	00	00	69	00	00	6A	40	epdije	
COORD	00 6A	90	00 6A	A4	60	6A A9	A7 00	60	6A 6A	AA 40	40 50	6A 6A	AA 40	40 40	.jjjj.Uj	
COOCO	1A 90	нч 00	1A 90	00 0	07 Й6	A4	00 NN	04 Ø6	он А4	40	วย Ø1	он 50	FF	40	J.J.J.UIuJerjee	
C00E0	00 00	00	00 00	00	FF	FF	FF	00	03	00	01	00	DE	00		
C00F0	0C 00	E8	2A Ø(	00	F5	2A	ØC	00	F8	2A	0C	00	FB	2A	***	
C0100	0C 00	02	4E Ø(	00	7D	4D	ØC	00	F6	52	00	00	03	53	N>MRS	
C0110	00 00	10	53 ØU	90 00	21) 119	6B	ØC ØC	90 00	15	63 53	0C 0C	99 00	4F F6	62	SKCUC	
C0120	AC NO	FR	62 00	00	CR	62	йC	ЙЙ	ññ	ЙЙ	ЙЙ	ЙЙ	ЙЙ	ЙЙ	h h	<u> </u>
HE Log																- D X
Number of bytes:	52066															<b></b>
Range of file: CO	000 - FBF	ΈF														
CRC of loaded fil	le: 1173															
																<b>_</b>
<u> </u>																▶ //.
Ready																

## 3.1. Installation

There is no special installation necessary. Just copy the HEXLoad.EXE file into any sub-directory you like. No special DLLs or runtime libraries are needed.

**<u>Attention:</u>** *HEXLoad* is a 32 bit application and works under Windows NT, 2000 and XP!

## 3.2. Starting *HEXLoad*

Start *HEXLoad* like you are used to start any Windows application.

**<u>Attention:</u>** Make sure you only start one instance of *HEXLoad*.

## 3.3. Menu items

HEXLoad is easy to use because design of the menu items is similar to many Windows applications. Following the different items are explained in detail.

#### 3.3.1. File Menu

Open:	Open any hex file saved on disk	<u>File</u> <u>E</u> dit	⊻iew	<u>T</u> arget	Optior
	or network	Open.		Ctrl	+0
Save:	Save changed file	<u>S</u> ave		Ctrl	+S
Save As:	Save changed file under different	Save <u>A</u>	<u>s</u>		
	name	Open F	Project		
Open Project:	Open a project file saved on disk	Save F			
	or network	Save Project As			
Save Project:	Save project file				
Save Project As:	Save project file under different	Recent	: <u>F</u> iles		
5	name	Recent	: <u>P</u> rojects	5	<u> </u>
Recent files:	List of most recently used hex	<u>E</u> xit		Alt+	-F4
	files				
Recent Projects: Exit:	List of most recently used projects Exits HEXLoad software				

#### 3.3.2. Edit Menu

Relocate:

Relocate target program

	<u>R</u> elocate
Enter offset	<u>D</u> elete range
Offset (hex) 20000 OK	
Cancel	

Enter the new desired offset to relocate the program.

Use this option with care! A relocated program may not work at its Attention: new offset!

Deletes the given range from the loaded data Delete range:

Enter range	×
Start Address C0000	OK
End Address C1000	Cancel

Enter the range of data to delete.

Edit View Target

## 3.3.3. View Menu

Hex dump:	ex dump: Opens a dump window with the possibility of		
	editing the data.	<u>H</u> ex dump	
Project:	Opens the project window containing the	Project	
	connection parameters and the name of the	<u>T</u> arget	
	loaded hex file.	Log	
Target:	Opens the target window. It shows whether	pens the target window. It shows whether	
•	HEXLoad is connected to a target or not.		
Log:	Opens the log window. <i>HEXLoad</i> logs all ope	ens the log window. <i>HEXLoad</i> logs all operations to this	
	window.		

### 3.3.4. Target Menu

Check Blank:	Checks if the user area of FLASH	Target Options W	indow <u>H</u> elp
	chip is blank	Check <u>b</u> lank	F2
Get Checksum:	Calculate Checksum of target	<u>G</u> et checksum	F3
	user area	V <u>e</u> rify loaded prog	ram F4
Verify loaded PG:	Verifies if every byte of the loaded	Verify all bytes	
	program is identical in the target	Verify checksum	F5
	user area	⊆lear	F6
Verify all bytes:	Verifies all bytes of the target user	Program	F7
	area if is identical with the loaded	<u>M</u> ake valid	F8
	program	<u>A</u> uto	F9
VerifyChecksum:	Verifying checksum of loaded hex	Start program	
	file and target user area		
Clear:	Erase user area of FLASH <u>Read back</u>		
Program:	Program the loaded file into the user area of the FLASH.		
	This works only if the FLASH is blank		
Make Valid:	Validate application program. The application program will		
	be executed automatically only if it has been declared valid		
Auto:	clear, program, verify CRC, make valid if CRC is O.K.		
Start Program:	Start application program, leave BTL		
Read back:	Read data from FLASH memory after the following dialog:		

Enter range		×
Start Address	C0000	OK
End Address	FBFEF	Cancel

Enter start and end address and press ok to read any area of the target

### 3.3.5. Options Menu

Project:

Opens a tab control with two pages to change the project properties.

Options Window Help Project... ALT-F7

Communication page	e:
--------------------	----

Options		? ×
Communication P	assword	
Port	57600	
	OK Cancel	Annlu

Change baudrate and ComPort to the required values.

#### Password page:

Options			? ×
<u>Communication</u>	Password		
Password	****		
	OK	Cancel	Apply

If a password is required by setting in the Config.H file you have to enter it here to get access to FLASH application memory area.

## 3.4. Command line options

## 3.4.1. Table of commands

auto	Clear, program, verify and make valid.	
baudrate <baudrate></baudrate>	Set baudrate.	
checkblank	Checks if target memory is blank.	
clear	Clear target.	
com <port></port>	Set COM-port.	
exit[, <timeout>]</timeout>	Finish application after job. Waits TIMEOUT	
	ms for a connection, 0 for endless.	
makevalid	Makes the target valid.	
password <password></password>	Set password.	
program	Write current data into Target.	
readback <startadr-endadr></startadr-endadr>	Reads a range of bytes from target.	
relocate <value></value>	Relocates loaded data.	
saveas <filename>.<ext></ext></filename>	Save data file (Use *.mot or *.hex as EXT).	
verify	Evaluates if target checksum is the same as	
	from the current data.	
?	Shows all available commands.	

- All commands are identical with the commands in the menu bar.
- All commands are processed from left to right.
- If using -exit Hexload will stop execution if any error occurs. The return code in this case is != 0.

#### 3.4.2. Examples

Hexload.exe flasher2\_v160.mot -passwordAW -auto -exit

In this example Hexload first reads the file flasher2\_v160.mot, sets the password to "AW", execute the commands clear, program, verify and makevalid and finish execution.

```
Hexload.exe -readbackFC0000-FC1000 -saveasC:\TEMP\RANGE.MOT -exit
```

Reads the area 0xFC0000-0xFC1000, saves it as c:\temp\range.mot and finish execution after job is done.

## 3.5. Using the *emLoad* software

Program updates via serial communication port is possible by using the Windows program HexLoad.exe.

To update an application program the following steps have to be executed



#### Serial communication

Connect the communication cable to your hardware and a COM port of your PC.

#### Starting HEXLoad

Start *HEXLoad* like you are used to start any Windows application.

#### Com port and baudrate

Check the settings for communication port and Baudrate by Menu Options - Communication.



C	)ptions		? ×
	<u>Communication</u>	Password	
	Baudrate Port	<mark>57600</mark> ▼ COM3 ▼	
		OK Cancel A	pply

Select the necessary Baudtate and ComPort, click OK to accept.

If Communication is OK, in the target window of HEXLoad you should see detailed information about Range, Application, CPU and the BTL software version like shown in the following screen shot:

💦 Target	
Range:	C0000 - FBFEF
CRC:	—
Application:	BTLM16C Dec 5 2002 09:05:36
CPU:	M16C
BTL Version	BTL V2.34

#### Load application program

Any Intel-hex or Motorola-hex file can be opened. Just use the File – Open command or shortcut Ctrl+O and select the necessary file like you are used to.

#### Starting the BTL

The BTL will be started and activated after each RESET. It will remain active until the application program is started. During this time it is able to communicate and to execute received commands. As soon as the application software is started it is no longer possible to communicate with the BTL. The BTL can be restarted anytime by the application software.

The application software will be started by the following conditions:

- Memory contains a valid program and no communication with *HEXLoad*. (Communication time-out period usually 0.5 sec.)
- immediately after a START command

#### Erasing the memory

After receiving the ERASE MEMORY command the BTL sends an acknowledge and erases the complete FLASH memory excepting the boot-block containing the BTL. Erasing the memory can take up to a few seconds depending an the size of the memory. A message about success or not is send back via the serial interface.

By erasing the memory the application program is marked as invalid and the BTL remains active.

#### Programming

Programming of the FLASH memory is done by transmitting Hex file in data packages via serial communication. Each line is started with the PROGRAM command. If the hex line was received without errors the allocation of all data inside the application memory is checked and immediately programmed. A message about success or not is send back via the serial interface.

Programming a complete Hex file is simply done by the Menu: Target - Program or by pushing <F7>.

#### Verify program update

To verify the program update you have two options: Verifying the complete program or verifying the checksum.

#### Verification of the application program byte by byte:

It is possible to verify the content of the program memory. The result will be transmitted via serial interface.

Sending of hex files and evaluation of the BTL messages is managed by the *HEXLoad* program. Use the Menu funktion Target - Verify <F4>.

#### Verifying checksum:

**HEXLoad** calculates the checksum of the available program memory of the FLASH Memory block by addition byte wise. The result is send as a 16bit Word. Just use the Menu function Target - Get Checksum (<F3>).

#### Validating the program

To start a new program automatically after RESET it has to be validated. Either by automatic mode or manually by the **HEXLoad** Menu command Target -MakeValid (<F8>). Otherwise the BTL will wait for next commands via the serial interface and not automatically start the application program. The topmost 16 bytes of the user memory area are reserved (4 bytes used) for this purpose.

# 4. PC-program: Updater

An easy way to update a target via serial communication port with a new application is the use of the **Updater** tool:

Firmware Updater ¥1.00		×
Updater tool Firmware: -		
SEGGER	COM port:	COM1 💌
Connection to t	arget establishe	ed
[	Start	

The **Updater** is an add-on and not part of the **emLoad** software. It has been designed to give the end user the possibility of an easy firmware update without using the **HEXLoad** program. It is shipped as source code, which is required to modify and to recompile the tool.

## 4.1. How to exchange the firmware

The firmware to be used by the *Updater* is embedded in the EXE file of the tool. To exchange the firmware, the *Updater* has to be recompiled. The following steps show how to add new firmware:

- Compile and link the application program to be used and generate a Motorola 'S' record file.
- Use the tool Bin2C.exe shipped with the *Updater* to convert the Motorola 'S' record file to a 'C' file.
- Rename the 'C'-file to Firmware.c and replace the file Firmware\Firmware.c of the *Updater* with the new one.
- Open the *Updater* workspace.
- Open the include file Main.h and adapt the configuration settings to your needs. The BAUDRATE macro defines the baudrate used to communicate with the target. The FIRMWARE macro defines the text shown in the application window right of 'Firmware'.

```
#define BAUDRATE 57600
#define FIRMWARE "-"
```

• Rebuild the project. The 'ready to use' *Updater* with the new firmware can be found under Output\Updater\Release\Updater.exe.

## 4.2. How the Updater works

After the **Updater** is started it shows the dialog shown above which gives the user the possibility to set up the COM port of the PC. After the **Updater** tool gets contact with the target it shows a notification message in the application window. Now the user should only press the 'Start' button or the <ENTER> key

to update the target. The tool now clears the flash, programs the new file into the flash, makes a CRC check and makes the target application valid.

## 4.3. Using the Updater

The following steps show how to use the Updater.

- Connect the target UART with the desired COM port of the PC.
- Start the *Updater*. and select the desired COM port.

Firmware Updater ¥1.00		×
Updater tool Firmware: -	COM port:	
S	tart	

• Connect the target to the power supply.

Firmware Updater ¥1.00		X
Updater tool		
Firmware: -		
SEGGER	COM port:	СОМ1 💌
Connection to ta	arget establishe	d
<u> </u>	tart	

• Press the 'Start' button or the <ENTER> key.

Firmware Updater ¥1.00		×
Updater tool Firmware: -		
SEGGER	COM port:	COM1 🔽
Gel	t CRC	
<u> </u>	ancel	

Firmware Updater ¥1.00	×
Updater tool Firmware: -	
	COM1 🔽
Target updated successfully	,
[Ök	

• Now further targets can be updated.

# 5. Understanding the BTL

After RESET, the BTL is started. It then tries to detect a communication request from the PC via UART. If the PC has been detected, the BTL keeps running and the user can use *HEXLoad* to program, read back and erase the flash. If there is no communication request or the user closes *HEXLoad*, the BTL checks if there is a valid application program in the flash. If a valid application program is present, the BTL starts it using the reset vector of the application program.

## 5.1. Flowchart

The diagram below shows the flowchart of the BTL software:



## 5.2. Memory map

The diagram below shows a typical memory map used with the BTL:



The upper 16 bytes of the user area are reserved by the BTL data area. This area typically contains the validation code which is used to tell the BTL that a valid application program is in the flash memory.

## 5.3. Interrupts

The BTL itself does not use interrupts.

Interrupts can be used in the application program without limitation.

In order to achieve this, different strategies have to be used for different CPUs.

#### 5.3.1. Different types of interrupt processing

There are basically 3 different types of interrupt processing:

- 1. Interrupt vectors with fixed base address
- 2. Interrupt vectors with variable base address
- 3. Vector less interrupt processing

The following describes how to manage these systems in *emLoad*.

#### 5.3.1.1. Fixed vectors

The memory area of the vector table typically contains the reset vector. The vector table should be part of the BTL which should include code to forward the interrupts to the addresses defined in the vector table of the application program. This design of interrupt handling is a older CPU design used for example by NEC K0, NEC K4 or 6502 CPUs. The PC is loaded with the contents of a fixed address: PC = (Addr)

#### 5.3.1.2. Variable vectors

#### 5.3.1.3. Fixed address

The third concept of interrupt handling is setting the PC register to a specific value. If an interrupt occurs the code at a fixed address depending on the interrupt number is executed. Sample systems using this type of interrupt handling are ARM and NEC V850.

The PC is loaded with a fixed address: PC = Addr

#### Code in RAM

If using a system like an ARM CPU the application program is often executed from RAM. In this case the BTL needs no code for interrupt forwarding. The startup code of the application program first copies the application into the desired RAM area and then executes it from RAM.

#### Code in ROM

If using a system like a NEC V850 the application program is typically executed from ROM. In this case the BTL should forward the interrupts by including a jump to the interrupt code of the application program.

#### 5.4. Reset

There are basically 2 ways of behavior after RESET: using a reset vector containing the address to be loaded into the PC (Fixed vector) or starting the execution at a fixed address.

To make sure the BTL is started after RESET, the BTL has to reside in the same bank as the reset vector or the start address of the CPU. The application program has to be linked so that the reset vector / start address has been moved down by the size of the BTL bank + 16 bytes.

#### 5.4.1. Fixed vector

This method loads after RESET the contents of the PC register from a fixed address, the reset vector and starts execution from the address pointed by it. In this case the application program should include its start address located at the reset vector address of the application program. The BTL uses this address to start the application program. Samples for starting a CPU by this way are Renesas M16C or M32C.

#### 5.4.2. Fixed address

This kind of CPUs starts execution after RESET at a fixed address. In this case the application program should include code at the start address plus the size of the BTL bank to jump to the entry point of the application program. Examples for this type of RESET processing are NEC V850 or ARM.

# 6. Configuration

This chapter explains the configuration options of *emLoad*. The folder Config contains 2 configuration files:

- The file BTLConf.h contains general configuration options.
- FLASHConf.h configures the flash driver.

## 6.1. Configuring BTLConf.h

The following table gives an overview of the configuration macros of emLoad:

Macro	Description
APPNAME	Application name displayed by HexLoad.
BTL_HUGE	Defines the keyword for using huge pointers.
BTL_RW_U32NO	Activates the use of functions for reading and writ-
	ing 32 bit values from/to BTL data.packets. Default
	value is 1 (use functions).
BTL_WAIT0_MS	Time to wait for a communication request.
BTL_WRITE_BLOCK_SIZE	Number of bytes for accessing the flash.
DISABLE_TRANSMITTER	Disables the transmitter after sending data.
ENABLE_TRANSMITTER	Enables the transmitter before sending data.
FEEDWATCHDOG	Triggers a watchdog.
FLASH_USER_LEN	Defines the length of the user area including the
	reserved bytes.
FLASH_USER_START	Defines the beginning of the flash user area.
FLASH_USER_RESBYTES	Defines the number of bytes used by the BTL in
	the application area. The default value is 16 bytes.
PASSWORD	Password used to communicate with target.

The configuration file BTLConf.h is included by BTL.h, the main include file of *emLoad*. The following items have to be defined in this file:

#### 6.1.1. Application name

#### **Description**

The application name is displayed by *HEXLoad* in the target section.

```
Example
```

#define APPNAME "BTLM16C " \_\_\_DATE\_\_ " " \_\_\_TIME\_\_\_

### 6.1.2. Huge pointer

#### **Description**

The macro BTL\_HUGE is used by the BTL to define flash memory pointers. If the used memory model of the compiler has short pointers (16 bit) per default and the flash memory is located above 0xFFFF the definition of this macro is needed. The used keyword should also make sure, that the element pointed at is not limited to one 64 Kbyte page.

#### Example

#define BTL\_HUGE \_\_\_far

## 6.1.3. Use of functions for reading and writing 32 bit values

#### **Description**

The BTL needs to read/write 32 bit values from/to communication data packets. If the target works in little endian mode and non aligned addresses for 32 bit values are allowed, the use of the functions is not required. In this case the use of the functions can be disabled. This reduces the size of the BTL.

#### **Example**

#define BTL\_RW\_U32NO 0 /\* Disable the use of the functions \*/

#### 6.1.4. Wait time after reset

#### **Description**

The BTL waits for the defined time for a data frame from the PC. If it does not receive a data frame from the PC within this time, the BTL starts the application by accessing the RESET vector of the application.

#### Example

#define BTL\_WAIT0\_MS 500

#### 6.1.5. Write block size

#### Description

Some flash devices can not be programmed byte by byte but block by block. This macro specifies the number of bytes for accessing the flash.

#### Example

#define BTL\_WRITE\_BLOCK\_SIZE 16

#### 6.1.6. Transmitter enable / disable

#### Description

If the receive and the send lines (Rx/Tx) use the same data line, it may be necessary to enable the transmitter before sending data and to disable it when transmission completed. For this is purpose the macros ENABLE TRANSMITTER() and DISABLE TRANSMITTER() can be defined. The macro ENABLE\_TRANSMITTER() is executed before sending a data packet to the PC. After sending the entire data packet the macro DISABLE TRANSMITTER() is executed. If these macros are used, ensure that the function UART Send1() does not return until the complete byte has been sent.

#### Example

#define ENABLE\_TRANSMITTER() P10D |= (1<<6); P10 &= ~(1<<6)
#define DISABLE\_TRANSMITTER() P10 |= (1<<6)</pre>

#### 6.1.7. Feed watchdog

**Description** 

This macro can be used to trigger a watchdog. It should not contain a function call, because the macro also will be executed from some parts of the BTL relocated to RAM.

#### Example

#define FEEDWATCHDOG P6 |= 0x80

#### 6.1.8. User flash area

#### **Description**

The user flash area defines the area to be managed by emLoad. If the used CPU has internal flash, emLoad also supports an additional external user flash area. You have to define 2 macros to specify a user flash area:

- FLASH\_USER\_START Defines the beginning of the user area.
- FLASH\_USER\_LEN

Defines the length of the user area including the reserved bytes.

A second area can be defined as follows:

- FLASH\_USER1\_START Defines the beginning of the external user area.
- FLASH\_USER1\_LEN Defines the length of the external user area.

#### Example

Your flash area reaches from 0x40000 to 0x7FFFF and contains the following sectors:

0x40000 – 0x4FFFF 0x50000 – 0x5FFFF 0x60000 – 0x6FFFF 0x70000 – 0x77FFF 0x78000 – 0x7FFFF

The reset vector of your CPU is located in 0x7FFFC – 0x7FFFF. So the BTL has to reside in the upper sector and the user flash area reaches from 0x40000 – 0x77FFF. Your BTLConf.h should include the following entries:

```
#define FLASH_USER_START 0x40000
#define FLASH_USER_LEN 0x38000
```

#### Add. information

Some ports of *emLoad* contain default values of the user flash area depending on the used CPU. In this cases the definition of the flash user area is not required, if the whole flash should be available for emLoad.

#### 6.1.9. Number of data bytes

#### **Description**

To mark the application program as 'valid' the BTL writes a validation sequence at the end of the application area. This macro defines the number of data bytes reserved for the BTL.

#### Example

#define FLASH\_USER\_RESBYTES 256

#### 6.1.10. Password

#### **Description**

If you need to protect your target with a password you can define it in BTLConf.h as an text replacement macro. When using *HEXLoad* the user has to specify this password under "Options/Password". The password would be evaluated by emLoad. If the password does not match *emLoad* would not communicate with *HEXLoad*.

#### Example

#define PASSWORD "abc"

## 6.2. Configuring FLASH\_Config.h

The following table gives an overview of the configuration macros of emLoad:

Macro	Description
FLASH_U8	Definition of a 8 bit unsigned value.
FLASH_U16	Definition of a 16 bit unsigned value.
FLASH_U32	Definition of a 32 bit unsigned value.
FLASH_HUGE	Used to define pointers to the flash memory.
FLASH_RELOCATECODE	Defines if the flash module should copy the routines for writing and erasing into RAM. Default is 1, which means the routines will be copied into RAM.

The configuration file FLASH\_Config.h is included by the flash memory modules of *emLoad*. The following items have to be defined in this file:

#### 6.2.1. Basic data types

#### **Description**

The following data types needs to be defined: FLASH\_U32, FLASH\_U16 and FLASH\_U8. The macro FLASH\_HUGE is used within the flash modules to define pointers to the flash memory. For details please refer to the chapter "Configuring BTLConf.h".

#### Example

r		
#define	FLASH U32	1132
" act the	1 <u></u> 00 L	001
#define	FLASH U16	U16
" act the	1 211011_010	0 - 0
#define	FLASH 118	118
#act file	1 11/10/1_00	00

#### 6.2.2. Huge pointer

#### **Description**

The macro FLASH\_HUGE is used within the flash modules to define pointers to the flash memory. It has the same function as the macro BTL\_HUGE. For details please refer to the chapter "Configuring BTLConf.h".

#### Example

#define FLASH\_HUGE BTL\_HUGE

### 6.2.3. Relocate flash routines

#### Description

This macro defines whether the code for writing and erasing the flash is copied into RAM or not. If the BTL executes code in the same flash module as the sectors to be modified, the code needs to be relocated. This is required, because executing code in a flash module is not possible while it is in rewriting mode. If relocation is enabled, the BTL uses a buffer for code relocation.

Before writing to the flash or erasing a sector, the flash module relocates (copies) the right routine to the buffer and starts execution at the buffer, typically by a subroutine call.

This can be problematic for different reasons. Some of these reasons are:

- CPU has separate data and instruction caches (e.g. ARM9, MIPS).
- Compiler generates code with absolute jumps.
- Thumb/ARM mode switches on ARM CPUs (When code executes in thumb mode and "interwork" is used).
- Compiler generates code which does not fit in buffer area.
- Compiler generates code which references PC-relative data located far away from the routine.
- Interrupts occur during execution of the relocated code, while flash module is not ready (code required for ISR may not be accessible).

Each port of the BTL has been tested with its configuration as it has been shipped. If the relocation does not work in a different environment, please check the following: Look at the assembly output and make sure that

- the relocated code does not contain absolute jumps.
- the buffer is big enough.
- there is no other problem which prevents the relocated routine from executing properly.
- if the CPU has separate data and instruction caches, the instruction cache is disabled.

#### Example

#define FLASH\_RELOCATECODE 1

# 7. Generic program modules of the BTL

The BTL has been designed to be easily portable to other CPU cores and Flash devices. It has therefore been divided into different modules:

```
BTL core: mainBTL.C
```

The module actually containing the BTL:

### Application specific portion: User.C

This module is responsible to supply application specific behavior like a special init. Per default, the routines contained herein have no functionality.

### Handling the communication: CRCCCITT.C

The module contains code to calculate the 16-bit CRC checksum.

### Managing multiple flash areas: FlashMap.C

This module is required if more than one flash area needs to be handled (internal and external flash).

## 8. How to port

The only thing you have to do is to adapt the CPU and the UART-module located in the PORT-folder. When starting the BTL the right processor mode has to be configured, a timer has to be started and the UART communication has to be enabled. The following chapter explains the routines called by the BTL.

## 8.1. CPU related routines, CPU.c

## 8.1.1. CPU\_Exit()

#### **Description**

This routine has to set all special function registers modified in the CPU module (in CPU\_Init(), CPU\_Poll() or CPU\_StartApplication()) back to their initial state after reset. This is necessary, because the application program expects all sfrs to be in the state documented as "after RESET".

#### Prototype

```
void CPU_Exit(void);
```

### 8.1.2. CPU\_GetName()

#### **Description**

This routine has to return a pointer to the CPU-name. It would be shown by *HEXLoad* in the target description.

#### Prototype

```
const char * CPU_GetName(void);
```

#### Example

```
char* CPU_GetName(void) {
   return "M16C";
}
```

## 8.1.3. CPU\_Init()

#### Description

This routine has to make sure the right processor mode has been selected, the clock mode has to be configured properly and a timer has been started. The timer would be used by CPU\_Poll to notice if a millisecond has been passed.

#### <u>Prototype</u>

```
void CPU_Init(void);
```

## 8.1.4. CPU\_Poll()

#### **Description**

This routine is called regularly from the main loop of the BTL. It is used as time base for the BTL and has to notice if a millisecond has been elapsed. The time

- Precise timing using a hardware timer.
- Simple timing using a counter.

#### Prototype

int CPU\_Poll(void);

#### Return value

1 if a millisecond has been elapsed, otherwise 0.

#### Example

The following sample uses a hardware timer:

```
int CPU_Poll(void) {
    if (TB0IC & (1<<3)) { /* Check if interupt request flag has been set */
        TB0IC &= ~(1<<3); /* Clear interupt request flag */
        return 1; /* A ms has elapsed */
    }
    return 0; /* No new ms has elapsed */
}</pre>
```

The following sample uses a counter:

```
static int _Cnt;
int CPU_Poll(void) {
    if (++_Cnt == 50) {
        _Cnt = 0;
        return 1; /* A ms has elapsed */
    }
    return 0; /* No new ms has elapsed */
}
```

## 8.1.5. CPU\_StartApplication()

#### **Description**

This routine would be called to start the application program program. It is called under 2 circumstances:

- If the timeout time (BTL\_WAIT0\_MS, configured in BTLConf.h), has expired, no communication request from the PC has been detected and a valid application program has been programmed into the target.
- If the user chooses "Start Program" from the target menu from HEX-Load.

In dependence of the way of starting the CPU (using a reset vector or starting at a fixed address) the function should

- either jump to the address pointed by the reset vector of the application program (if using a reset vector)
- or jump to a fixed address, typically the start address plus the size of the BTL bank (if using a fixed address)

#### Prototype

void CPU\_StartApplication(void);

Example

The following sample implementation uses a reset vector. It jumps to the address pointed by the reset vector of the application program:

The following sample implementation uses a fixed address. It jumps to the start address plus the size of the BTL bank:

```
typedef void (voidRoutine)(void);
void CPU_StartApplication(void) {
  (*(voidRoutine*)(FLASH_USER_START))();
```
# 8.2. UART related routines, UART.c

# 8.2.1. UART\_Exit()

### **Description**

This routine has to set all special function registers modified in the UART module (in UART\_Init(), UART\_Poll() or UART\_Send1()) back to their initial state after reset. This is necessary, because the application program expects all sfrs to be in the state documented as "after RESET". Before doing so, this routine needs to make sure that all bytes which should have been transmitted (by calling UART\_Send1) have already been sent. Do not deinitialize the UART before the last byte has been transmitted!

### Prototype

void UART\_Exit(void);

### **Example**

# 8.2.2. UART\_Init()

**Description** 

This routine has to enable the UART communication. It should be useful if the configuration macros of BTLConf.h would be used to configure the communication:

- BAUDRATE Baud rate to communicate
  - UARTSEL Used to select the UART
- UPCLOCK CPU frequency

Communication parameters:

- 8 data bits
- Odd parity
- 1 stop bit

### Prototype

```
void UART_Init(void);
```

### Example

void UA	RT_Init(void) {			
UMR	= 0x00;	/*	Lock Sio, error reset	*/
UC0	= 0x10;	/*	RTS/CTS disabled, clock divisor 1	*/
UBRG	= BAUDDIVIDE;	/*	Calculated Baudrate	*/
UC1	$= 0 \times 00;$	/*	Lock Rx and Tx	*/
UMR	$= 0 \times 05$	/*	8 Data	*/
	+(0<<5)	/*	0: Odd parity	*/
	+(1<<6)	/*	1: parity enable	*/
	+(0<<7);	/*	0: no sleep	*/
UCON	$= 0 \times 00;$	/*	transmit-interrupt on buffer empty	*/
UC1	= 0x05;	/*	enable reception and transmition	* /
}				

# 8.2.3. UART\_Poll()

### **Description**

This routine has to return if a character has been received.

### <u>Prototype</u>

```
int UART_Poll(unsigned char * p);
```

Parameter	Description		
P	Pointer to an unsigned character to store the received character.		

### Return value

1 if a character has been received, otherwise 0. If 1 the received character has to be stored to \*p.

#### Example

```
int UART_Poll(uchar * p) {
 uint SioInput;
 if (!(SRIC & (1<<3))) { /* Return if nothing to do */
   return 0;
                          /* Clear interupt request flag */
 SRIC &= ~(1<<3);
 /* Get new character */
 SioInput = URB;
 if (SioInput & Oxf000) {
    /* Error handling */
   char umr = UMR;
                          /* Reset
                                          * /
   UMR = 0 \times 0;
                          /* Disable Rx */
   UC1 &= ~(1<<2);
   UMR = umr;
   UC1 = (1<<2);
                         /* Enable Rx
                                          */
  } else {
    /* Store received character to *p */
   *p = SioInput;
   return 1;
  }
 return 0;
```

# 8.2.4. UART\_Send1()

### **Description**

This routine has to send 1 character. Before sending the character is has to make sure the output buffer has been transmitted.

If the macros ENABLE\_TRANSMITTER() and DISABLE\_TRANSMITTER() are used, ensure that this function does not return until the complete byte has been sent.

### Prototype

void UART\_Send1(unsigned char c);

Parameter	Description	
С	Character to be send.	

#### Example

# 8.3. FLASH related routines, FLASH.c

If you need to manage CPU internal flash memory you have to include the empty flash driver FLASH.c to your project and to adapt the routines to your flash.

## 8.3.1. FLASH\_EraseSector()

### **Description**

This routine has to erase all sectors of the CPU internal flash.

### **Prototype**

int FLASH\_EraseSector(unsigned int SectorIndex);

Parameter	Description
SectorIndex	Zero based index of sector to be erased.

### Return value

0 if sector has been erased successfully, otherwise 1.

## 8.3.2. FLASH\_GetNumSectors()

### **Description**

Returns the number of physical flash sectors.

### <u>Prototype</u>

int FLASH\_GetNumSectors(void);

### Return value

Number of physical flash sectors.

## 8.3.3. FLASH\_WriteAdr()

#### Description

This routine has to write the given array into the flash.

#### Prototype

Parameter	Description
pDest	Pointer to the destination address
pSrc	Source pointer.
Len	Number of bytes to be written.

#### Return value

0 if all bytes have been written successfully, otherwise a pointer to the address on which the problem has been occurred.

# 8.4. User routines, USER.c

The routines located in this module have no functionality by default. They can be used for additional initialization or other purposes.

# 8.4.1. USER\_Init()

### **Description**

This routine is called after CPU\_Init(). A typical use of this function could be additional hardware initialization.

### **Prototype**

```
void USER_Init(void);
```

# 8.4.2. USER\_Exit()

### **Description**

This routine is called before the application program will be started. This routine can be used to restore the reset values to the registers used in USER\_Init().

### Prototype

```
void USER_Exit(void);
```

# 8.4.3. USER\_Poll()

### **Description**

This routine is called after CPU\_Poll().

### **Prototype**

void USER\_Poll(void);

# 8.5. Using external flash routines

*emLoad* includes a NOR flash chip driver for any erase sector oriented flash chip. It can handle most of the standard 29x or 28x flash chips.

## 8.5.1. Supported hardware

The NOR flash driver can be used with the popular NOR-flash devices. Currently the following devices are supported:

Manufacturer	Device
	Am29F002B/T
	Am29F004B/T
	Am29F008B/T
	Am29LV002B/T
	Am29LV004B/T
	Am29LV008B/T
	Am29LV040B
AMD	Am29F200B/T
	Am29F400B/T
	Am29F800B/T
	Am29F800B/T
	Am29LV200B/T
	Am29LV400B/T
	Am29LV800B/T
	Am29DL16xB/T
	Am29DL32xB/T
Fujitsu	MBM29F800TA/TB
Hyundai	HY29F800B/T
Intel	28F128J3xxx
	28F320C3xxx
Macronix	MX29F004B/T
Sharp	LH28F320xxx
STMicroelectronics	M29F800AT/AB
Any	Any AMD compatible flash device
Any	Any INTEL compatible flash device

Most other NOR flash devices are compatible with one of the supported devices. Thus the driver can be used with these devices or need a little modification, which can be easily done. Please get in touch with us, when you experience having problem modifying the flash access routines.

# 8.5.2. Configuration

To configure the NOR flash driver, please set the following macros according your hardware in the "FLASH\_Config.h" (found in the 'Config' directory) To use NOR flash driver, please define one of the following macros:

Manufacturer	Device	Macro
	Am29DL16xB	FLASH_29DL16xB
	Am29DL16xT	FLASH_29DL16xT
	Am29DL32xB	FLASH_29DL32xB
	Am29DL32xT	FLASH_29DL32xT
	Am29F002B	FLASH_29F002B
	Am29F002T	FLASH 29F002T
	Am29F004B	FLASH 29F004B
	Am29F004T	FLASH 29F004T
	Am29F008B	FLASH_29F008B
	Am29F008T	FLASH_29F008T
	Am29F200B	FLASH_29LV200B
	Am29F200T	FLASH_29LV200T
	Am29F400B	FLASH 29LV400B
	Am29F400T	FLASH 29LV400T
	Am29F800B	FLASH 29LV800B
	Am29F800B	FLASH 29F800B
	Am29F800T	FLASH 29LV800T
AMD	Am29F800T	FLASH 29F800T
	Am29LV002B	FLASH 29LV002B
	Am29LV002T	FLASH 29LV002T
	Am29LV004B	FLASH 29LV004B
	Am29LV004T	FLASH 29LV004T
	Am29LV008B	FLASH 29LV008B
	Am29LV008T	FLASH_29LV008T
	Am29LV040B	FLASH 29LV040B
	Am29LV200B	FLASH 29LV200B
	Am29LV200T	FLASH 29LV200T
	Am29LV400B	FLASH_29LV400B
	Am29LV400T	FLASH_29LV400T
	Am29LV800B	FLASH 29LV800B
	Am29LV800T	FLASH_29LV800T
	Am29DL16xB	FLASH 29DL16xB
	Am29DL16xT	FLASH_29DL16xT
	Am29DL32xB	FLASH_29DL32xB
<b>C</b> ulitou	MBM29F800TB	FLASH_29F800B
Fujitsu	MBM29F800TA	FLASH_29F800T
	HY29F800B	FLASH_29F800B
пушиа	HY29F800T	FLASH_29F800T
	28F320J3xxx	FLASH_28F320J3
	28F640J3xxx	FLASH_28F640J3
	28F128J3xxx	FLASH_28F128J3
Intel	28F256J3xxx	FLASH_28F256J3
	28F320C3xxx/B	FLASH_28F320B
	28F320C3xxx/B	FLASH_28F320T

Manufacturer	Device	Macro
Macronix	MX29F004B	FLASH_29F004B
IVIACIONIX	MX29F004T	FLASH_29F004T
Sharp	LH28F320BJE	FLASH_28F320B
Sharp	LH28F320TJE	FLASH_28F320T
	M29F800AB	FLASH_29F800B
STMicroelectronics	M29F800AT	FLASH_29F800T
Any	Any AMD compatible	FLASH_29XX(Note 1)
Any	Any Intel compatible	FLASH_28XX (Note1)

### (Note 1)

For these "generic" defines, the flash sectoring needs to be defined. For details please refer to the chapter <u>Flash sectoring</u>

If you intend to use 2 flash chips (both 16bit wide), that combined define a 32bit flash module, please use the following macro to enable both the correct sectoring of the flash module and correct programming algorithm.

Macro	Explanation
FLASH_32BIT	Set to 1 enables the "32bit mode" algorithm

### 8.5.3. Flash sectoring

If a flash chip is selected, the flash driver knows the sectoring of the chip. Only if a "generic" define for the chip selection is used, the sectoring needs to be defined. This is done by defining the Sector addresses for all relevant sectors of the chip e.g. as follows (in case of a 256 Kbyte device with 4 sectors):

#define FLASH_SA0	(0x00000) /*	16K Boot block */
#define FLASH_SA1	(0x004000) /*	8K Parameter block */
#define FLASH_SA2	(0x006000) /*	8K Parameter block */
#define FLASH_SA3	(0x008000) /*	240 Main memory block */
#define FLASH_SA4	(0x040000) /*	End */

## 8.5.4. Additional options

The following table shows the additional configuration options available for the NOR flash driver:

Macro	Explanation
FLASH_8BIT	Selects the 8 bit mode. Set to 1 if the driver should
	work in 8 bit mode. The default value depends on
	the selected flash. Note that not each flash sup-
	ports both modes.
FLASH_16BIT	Selects the 16 bit mode. Set to 1 if the driver should
	work in 16 bit mode. The default value depends on
	the selected flash. Note that not each flash sup-
	ports both modes.
FLASH_32BIT	Set to 1 enables the "32bit mode" algorithm.
FLASH_BASEADR	This defines the base address of the flash chip. It is
	important for setting up erase and write commands
	to the device.
FLASH_RELOCATECODE	(Note 1)

### (Note 1)

FLASH\_RELOCATECODE defines whether the code for writing and erasing the flash is copied into RAM or not. If *emLoad* executes code in the same flash module as the sectors to be modified, the code needs to be relocated. This is required, because executing code in a flash module is not possible while it is in rewriting mode.

If relocation is enabled, *emLoad* uses a buffer for code relocation.

Before writing to the flash or erasing a sector, the flash module relocates (copies) the right routine to the buffer and starts execution at the buffer, typically by a subroutine call. This can be problematic for different reasons. Some of these reasons are:

- CPU has separate data and instruction caches (e.g. ARM9, MIPS).
- Compiler generates code with absolute jumps.
- Thumb/ARM mode switches on ARM CPUs (When code executes in thumb mode and "interwork" is used).
- Compiler generates code which does not fit in buffer area.
- Compiler generates code which references PC-relative data located far away from the routine.
- Interrupts occur during execution of the relocated code, while flash module is not ready (code required for ISR may not be accessible).
- If the relocation does not work in a different environment, please check the following:
  - Look at the assembly output and make sure that the relocated code does not contain absolute jumps. The buffer is big enough.
  - Check if there is no other problem which prevents the relocated routine from executing properly.
  - Check if the CPU has separate data and instruction caches, the instruction cache is disabled.

# 8.6. Interrupts

As described in a prior chapter the BTL sometimes should forward interrupts to the application program. This part of the BTL should be written in assembler and could not be included in the generic part of the software.

# 8.6.1. Different types of interrupt processing

There are basically 3 different types of interrupt processing:

- 1. Interrupt vectors with fixed base address
- 2. Interrupt vectors with variable base address
- 3. Vector less interrupt processing

The following describes how to manage these systems in *emLoad*.

### 8.6.1.1. Fixed vectors

The interrupt handler is located in the BTL. This interrupt handler has to jump to the interrupt handler of the application program. This is basically an indirect jump, using the vector of the application program. If the CPU has such an indirect jump, things are easy; the interrupt processing in the BTL consists of a single jump indirect instruction for each interrupt vector.

If the CPU does not have such an instruction, things are more complicated. In this case, a series of instructions is required, basically doing the following:

- Reserve space on the stack for return address
- Save registers
- Read vector and write into reserved space on stack
- Restore registers
- Return

### Example

The following sample shows how to forward the interrupts of the fixed vector table of a Renesas M16C CPU:

```
;
 *
;
; *
                  Function macro
 *
;
 ;
ISR HANDLER MACRO Isr, Adr
 PUBLIC Isr
 Isr:
 PUSH.W #0
                        ; push 2 dummy bytes
                        ; push 1 dummy byte
 PUSH.B #0
                 ; push used regs
 PUSHM A0, R0
 STC SP, A0 ; get SP
LDE.W (Adr - 04010H) + 0, R0 ; load new PCl and PCm to R0
 MOV.W R0, 4[A0]
                         ; modify PCl and PCm on stack
 LDE.B (Adr - 04010H) + 2, ROL ; load new PCh to ROL
MOV.B ROL, 6[A0] ; modify PCl and PCm of
                         ; modify PCl and PCm on stack
 POPM A0, RO
                         ; pop used regs
 RTS
                         ; use rts for jump
 ENDM
 ;
 *
;
 *
;
                  CODE
 *
;
                ;
 RSEG CODE
 ISR_HANDLER __undefined_instruction_handler, Offfdch
 ISR_HANDLER __overflow_handler
                                 , Offfe0h
```

, Offfe4h
, Offfe8h
, Offfech
, OffffOh
, Offff4h
, Offff8h

#### 8.6.1.2. Variable vectors

Systems using this modern type of interrupt handling works well with the a BTL. Typically the startup code of the application program sets the base address of the vector table. The BTL needs no code to forward interrupts. This type of interrupt handling is used for example by Renesas M16C and M32C.

### 8.6.1.3. Fixed address

CPUs of this type load the PC with a fixed value.

### Code in RAM

No interrupt handling is required, since the application writes its own interrupt handler into the RAM. (Typical for ARMs with remapping).

### Code in ROM

The interrupt handler is located in the BTL. This interrupt handler has to jump to the interrupt handler of the application program. This is basically a direct jump, to the interrupt handler of the application program. Typically the CPU has such a direct jump and things are easy:; the interrupt processing in the BTL consists of a single jump instruction for each interrupt vector.

#### Example

The following sample shows how to forward the interrupts of a NEC V850 system:

org	10h
jr	2010h
org	20h
jr	2020h
org	30h
jr	2030h
org	40h
jr	2040h

# 9. Available ports

The table below lists all currently available ports.

Port	Supported CPU's
Generic	Should be adapted to a desired target
78K4_IAR	NEC 78K4
ARM_AT91SAM7	(please take a look to the subchapter ARM AT91SAM7)
ARM_AT91SAM7L	(please take a look to the subchapter ARM AT91SAM7L)
ARM_AT91M40800_IAR	Arm AT91M40800
ARM_AT91M55800_IAR	Arm AT91M55800
CM3_LM3	(please take a look to the subchapter Cortex-M3 Luminary)
CM3_LPC17xx	(please take a look to the subchapter Cortex-M3 LPC17xx)
M16C20_IAR	Renesas M30201F6
M16C60_IAR	(please take a look to the subchapter M16C)
M16C60_NC30	(please take a look to the subchapter M16C)
M16C60_TASKING	(please take a look to the subchapter M16C)
M16C65_IAR	(please take a look to the subchapter M16C65)
M16C80_IAR	Renesas M30800FCFP, M30800FCGP, M30803FGFP, M30803FGGP
M16C80_NC308	Renesas M30800FCFP, M30800FCGP, M30803FGFP, M30803FGGP
M32C_IAR	(please take a look to the subchapter M32C)
M32C_NC308	(please take a look to the subchapter M32C)
R32C_HEW4	(please take a look to the subchapter R32C)
RX_HEW4	(please take a look to the subchapter RX)
R8C_IAR	(please take a look to the subchapter R8C)
MIPS_VR4181A_GHSM2K	VR4181A
V850SA1_GHSM2K	NEC μPD70F3017A
V850SA2_IAR	NEC µPD70F3201, µPD70F3201Y
V850SF1_GHSM2K	NEC μPD70F3079Y

The following subchapters describe some of the *emLoad* ports currently available in detail. If the CPU of the target system you are interested in is not listed here, please contact us. May we can provide you with some sample code even if the CPU is not listed here.

# 9.1. Renesas M16C

# 9.1.1. Supported CPU's:

M30280F6HP, M30280F8THP, M30280FAVHP, M30281F8HP, M30281F8HP, M30290F8VHP M30290FCHP M30290FCHP M30291FAVHP M30622F8PFP, M30622F8PFP, M30624FGPFP, M30626FHPGP, M30620FCMGP, M30620FCMGP, M30624FGLGP, M30624FGLGP, M30624FGLGP, M30624FGLGP, M30624FGNFP, M30620FCNFP, M30624FGNFP, M30624FGNFP,	M30280F6THP, M30280F8VHP, M30281F6HP, M30281F8THP, M30281FAVHP, M30290FAHP M30290FCTHP M30290FCTHP M30291F8VHP M30291FCHP M30622F8PGP, M30622F8PGP, M30624FGPGP, M30620FCAFP, M30620FCAFP, M30624FGMFP, M30625FGGP, M30625FGGP, M30624FGNGP, M30624FGNGP, M30624FGNGP, M30624FGNGP, M30624FGNGP,	M30280F6VHP, M30280FAHP, M30281F6THP, M30281F8VHP, M30290F8HP M30290FATHP M30290FCVHP M30290FCVHP M30291FCTHP M30620FCPFP, M30620FCAGP, M30626FJPFP, M30626FJPFP, M30620FCAGP, M30624FGAGP, M30624FGAGP, M30624FGNFP, M30624FGNHP, M30624FGNHP, M30624FGNHP,	M30280F8HP, M30280FATHP, M30281F6VHP, M30290F8THP M30290FAVHP M30290FAVHP M30291F8HP M30291FATHP M30291FCVHP M30620FCPGP, M30620FCPGP, M30626FJPGP, M30620FGLFP, M30620FGLFP, M30624FGLFP, M30624FGLFP, M30624FGLFP, M30604FCTFP, M306N4FCTFP, M306N4FGTFP,
M306N4FGVFP,	M30262F6GP,	M30262F8GP	,

## 9.1.2. Memory map

The diagram below shows the memory map of the M16C/62 memory.



Note 2: The beginning of the user area depends on the target. The address X4 is typically the first address of the flash area, for example 0xFC000 for a target with 256K of flash memory.

The BTL resides in the top bank of CPUs internal FLASH. Unfortunately this bank is 8 or 16kb in size (the BTL uses only approx. 5kb), but you loose the entire bank(s) for your application program. Since the RESET vector is located in this bank, the BTL is automatically started after RESET.

The RESET vector of the application program is moved down in memory by 0x4010 or 0x2010 bytes depending on your target CPU. The application program can be compiled and linked the same way as without BTL; you only have to change the memory locations in the XCL-file as shown below.

# 9.1.3. CPU specific configuration file

The BTL is configured by the BTLCONF. H file. This file is self explaining and may look like the following:

/* CPU and UART specific	defines */		
#define UPCLOCK	20000000	/* [Hz]	*/
#define UARTSEL	1	/* select uart	* /
#define BAUDRATE	57600L	/* baudrate	* /
/* Common defines */			
#define APPNAME	"BTLM16C "	DATE " "TIME	
#define PASSWORD			
#define BTL_WAIT0_MS	500	/* wait time after reset	*/
_		<pre>/* before app. is started [ms]</pre>	* /

# 9.1.4. CPU specific configuration parameters:

Parameter	Meaning
UPCLOCK	Microprocessor clock frequency [Hz]. Sample:
	10000000 for 10MHz
	16000000 for 16 MHz
UARTSEL	Selects the UART used for communication.
	Should be:
	0: UART 0
	1: UART 1
BAUDRATE	Baudrate used for serial communication
	(1200 115200)

## 9.1.5. FLASH specific configuration file

The flash area is configured by the FLASH\_Config.h file. This file is self explaining and may look like the following:

```
#ifndef FLASH_CONFIG_H
#define FLASH_CONFIG_H
/* Use BTL.h for the basic type definition */
#include "BTL.h"
/* FLASH specific data types */
#define FLASH_U32 U32
#define FLASH_U16 U16
#define FLASH_U8 U8
#define FLASH_HUGE huge
/* Define CPU type */
#define M30262F8GP
/* Include the file FLASH_Select.h after the CPU type definition */
#include "FLASH_Select.h"
#endif /* Avoid multiple inclusion */
```

### 9.1.6. FLASH specific configuration parameters:

Parameter	Meaning
M30262F8GP	Definition of the used CPU type. One of the CPU's listed under "Supported CPU's" has to be defined. Depending on the used CPU the BTL uses target depending default values for the user flash area. Furthermore it tells the BTL what kind of flash memory (HND or DINOR) is used.

# 9.1.7. IAR-compiler

# 9.1.7.1. Used tools

Tool	Version
Compiler	3.10A
Linker	4.591
Assembler	3.10A
Workbench	4.3°

### 9.1.7.2. Compiling and linking

The project file should be opened by double click from the Windows Explorer. Now you can modify BTLCONF.H and rebuild the BTL. The actual BTL will be in the EXE-subfolder.

### Link file: User.xcl

The M16C port for IAR contains a linker command file for the application program, USER.xcl. This linker command file should be used as a starting point. The file below shows a link file according to the memory map above for a target with 256K of flash memory. It may be changed if using an other target.

### 9.1.7.3. Additional program modules

File	Explanation
Clean.bat	Removes the compiler output
M16C_IAR_V310A.dep	Project file
M16C_IAR_V310A.ewd	Project file
M16C_IAR_V310A.ewp	Project file
M16C_IAR_V310A.eww	Workspace file
PORT\BTL.xcl	Linker command file for the BTL
PORT\CPUM16C.h	Special function register definitions for M16C
PORT\FIXVECT.s34	Pass on fixed vectors, may need to be modified
PORT\FLASH_Select.h	Defines defaults for flash user area and flash type
PORT\USER.xcl	Linker command file for the application program

# 9.1.8. Renesas NC30-compiler

#### 9.1.8.1. Used tools

Tool	Version
Compiler	4.00r2
Linker	3.20.00
Assembler	4.00r2

### 9.1.8.2. Compiling and linking

The project should be rebuild using the batch file M.bat in the main folder. Before the project could be compiled the file PREP.bat should be adapted to the customers tool path by modifying the following line:

SET TOOLPATH=C:\TOOL\C\RENESAS\NC30WA400

The tool path should not include the \BIN path. After executing M.bat the EXEsubfolder should contain the executable file for the target hardware.

### User startup files

The NC30 port for Renesas contains custom startup files for the application program, NCRT0\_USER.A30 and SECT30\_USER.INC. This files should be used as a starting point. The ROM start address and the fixed vector table address must may be modified.

### 9.1.8.3. Additional program modules

File	Explanation
Clean.bat	Removes the compiler output
M.bat	Batch file to build the target executable
Prep.bat	Batch file to set the tool path (should be modified)
PORT\CPUM16C.h	Special function register definitions for M16C
PORT\FIXVECT.a30	Pass on fixed vectors, may need to be modified
PORT\NCRT0.a30	Startup code for the BTL
PORT\NCRT0_USER.a30	Startup code for the application program
PORT\SECT30.inc	Section definitions for the BTL
PORT\SECT30_USER.inc	Section definitions for the application program

# 9.1.9. TASKING-compiler

### 9.1.9.1. Used tools

Tool	Version
Compiler/Assembler	2.3r1
Linker	2.3r1
Workbench	EDE

### 9.1.9.2. Compiling and linking

The project should be opened by double clicking the workspace file em-Load\_M16C\_TASKING.psp or by opening it with the TASKING workbench. After modifying the files BTLConf.h and FLASH\_Config.h the project can be rebuild. After rebuilding the project the executable code of the BTL is located in the project folder under emload\_m16c\_tasking.hex.

### User project file

The NC30 port for TASKING contains a sample project/workspace User\_M16C\_TASKING.psp which can be used as a starting point for an application program. The project and the memory definition file of the user project must may be changed.

### 9.1.9.3. Additional program modules

File	Explanation
Clean.bat	Removes the compiler output
emLoad_M16C_TASKING_V23r1.pjt	BTL project file for TASKING EDE
emLoad_M16C_TASKING_V23r1.psp	BTL workspace file for TASKING EDE
User_M16C_TASKING.pjt	Application project file for TASKING EDE
User_M16C_TASKING.psp	Application workspace file for TASKING EDE
PORT\btlm16c.i	Memory definition file for BTL
PORT\CPUM16C.h	Special function register definitions for M16C
PORT\FIXVECT.asm	Pass on fixed vectors, may need to be modified
PORT\FLASH_Select.h	Defines flash type & area by the de- fined CPU
PORT\user.i	Memory definition file for application
PORT\user_cstart.src	Startup code for application
PORT\user_main.c	Main routine for application

# 9.2. Renesas M16C65

# 9.2.1. Supported CPU's:

R5F36506NFA,	R5F36506NFB,	R5F36506DFA,	R5F36506DFB,
R5F3651ENFC,	R5F3650ENFA,	R5F3650ENFB,	R5F3651EDFC,
R5F3650EDFA,	R5F3650EDFB,	R5F3651KNFC,	R5F3650KNFA,
R5F3650KNFB,	R5F3651KDFC,	R5F3650KDFA,	R5F3650KDFB,
R5F3651MNFC,	R5F3650MNFA,	R5F3650MNFB,	R5F3651MDFC,
R5F3650MDFA,	R5F3650MDFB,	R5F3651NNFC,	R5F3650NNFA,
R5F3650NNFB,	R5F3651NDFC,	R5F3650NDFA,	R5F3650NDFB,
R5F3651RNFC,	R5F3650RNFA,	R5F3650RNFB,	R5F3651RDFC,
R5F3650RDFA,	R5F3650RDFB		

### 9.2.2. Memory map

The diagram below shows the memory map of the M16C/65 memory.



Note 1: The beginning of the user area depends on the target. The address X1 is typically the first address of the flash area, for example 0xFC000 for a target with 256K of flash memory.

The BTL resides in the top bank of CPUs internal FLASH. Unfortunately this bank is 64kb in size (the BTL uses only approx. 5kb), but you loose the entire bank for your application program. Since the RESET vector is located in this bank, the BTL is automatically started after RESET.

The RESET vector of the application program is moved down in memory by 0x10010 bytes. The application program can be compiled and linked the same way as without BTL; you only have to change the memory locations in the XCL-file as shown above.

# 9.2.3. CPU specific configuration file

The BTL is configured by the BTLCONF. H file. This file is self explaining and may look like the following:

1 0			Q	
/* CPU and UART specific de	efines */			
#define UPCLOCK	8000000	/*	[Hz]	*/
#define UARTSEL	0	/*	select uart	*/
#define BAUDRATE	38400L	/*	baudrate	*/
/* Common defines */ #define APPNAME #define PASSWORD	"BTLM16C65	"	_DATE " "TIME	
#define BTL_WAIT0_MS	500	/* /*	wait time after reset before app. is started [ms]	*/ */

# 9.2.4. CPU specific configuration parameters:

Parameter	Meaning
UPCLOCK	Microprocessor clock frequency [Hz]. Sample:
	10000000 for 10MHz
	16000000 for 16 MHz
UARTSEL	Selects the UART used for communication.
	Should be:
	0: UART 0
	1: UART 1
BAUDRATE	Baudrate used for serial communication
	(1200 115200)

# 9.2.5. FLASH specific configuration file

The flash area is configured by the FLASH\_Config.h file. This file is self explaining and may look like the following:

```
#ifndef FLASH_CONFIG_H
#define FLASH_CONFIG_H
/* Use BTL.h for the basic type definition */
#include "BTL.h"
/* FLASH specific data types */
#define FLASH_U32 U32
#define FLASH_U16 U16
#define FLASH_U16 U16
#define FLASH_HUGE huge
/* Define CPU type */
#define R5F3650TD
/* Include the file FLASH_Select.h after the CPU type definition */
#include "FLASH_Select.h"
#endif /* Avoid multiple inclusion */
```

### 9.2.6. FLASH specific configuration parameters:

Parameter	Meaning
R5F3650TD	Definition of the used CPU type. A list of CPU de-
	fines can be found in the upper section of the file
	"FLASH_Select.h". Depending on the used CPU
	the BTL uses target depending default values for
	the user flash area. Furthermore it tells the BTL
	what kind of flash memory is used.

# 9.2.7. IAR-compiler

#### 9.2.7.1. Used tools

Tool	Version
Compiler	3.30D
Linker	4.61G
Assembler	3.30A
Workbench	5.2.9.580.8668

### 9.2.7.2. Compiling and linking

The project file should be opened by double click from the Windows Explorer. Now you can modify BTLCONF.H and rebuild the BTL. The actual BTL will be in the EXE-subfolder.

### Link file: USER.xcl

The M16C/65 port for IAR contains a linker command file for the application program, USER.xcl. This linker command file should be used as a starting point. The file shipped with the M16C/65 port has been configured to match a memory map for a target with 786K of flash memory. It may be changed if using an other target.

### 9.2.7.3. Additional program modules

File	Explanation
Clean.bat	Removes the compiler output
M16C65_IAR_V330D.ewd	Project file
M16C65_IAR_V330D.ewp	Project file
M16C65_IAR_V330D.eww	Workspace file
PORT\BTL_ROM1.xcl	Linker command file for the BTL
PORT\CPUM16C65.h	Special function register definitions for M16C65
PORT\FIXVECT.s34	Pass on fixed vectors, may need to be modified
PORT\FLASH_Select.h	Defines defaults for flash user area and flash type
PORT\USER.xcl	Linker command file for the application program

# 9.3. Renesas M32C

# 9.3.1. Supported CPU's:

M30835FJGP,	M30833FJGP,	M30833FJFP,	M30853FHFP,
M30853FHGP,	M30853FHTGP,	M30853FJFP,	M30853FJGP,
M30853FJTGP,	M30853FWFP,	M30853FWGP,	M30853FWTGP,
M30855FHGP,	M30855FHTGP,	M30855FJGP,	M30855FJTGP,
M30855FWGP,	M30855FWTGP,	M3087BFLGP,	M30879FLGP,
M30879FLFP,	M3087BFLAGP,	M30879FLAGP,	M30879FLAFP
M3087BFKGP,	M30879FKGP,	M3087BFKAGP,	M30879FKAGP
M30878FJGP,	M30876FJGP,	M30878FJAGP,	M30876FJAGP
M30875FHGP,	M30873FHGP,	M30875FHAGP,	M30873FHAGP

# 9.3.2. Memory map

The diagram below shows the memory map of the M32C memory.



Note 1: The addresses X1-X3 depend on the target CPU. The BTL needs 4K of ROM and is located at 0xFFF000-0xFFFFFF. If using a target with a 16K sector at the end of the flash, the address X1 is 0xFFC000. If using a target with a 4K sector at the end, the address X1 is 0xFFF000. For out of the box compatibility a model for a target of 16K is shipped.

The address X2 can be calculated as follows: X2 = X1 - 0x10.

The address X3 can be calculated as follows: X3 = X1 - 0x34.

Some devices have a separate block A located at 0xF000-0xFFFF. This block can also be used with *emLoad*.

Note 2: The beginning of the user area depends on the target. The address X4 is typically the first address of the flash area, for example 0xF80000 for a target with 512K of flash memory or 0xF00000 for a target with 1MB of flash memory.

The BTL resides in the top bank of CPUs internal FLASH. Since the RESET vector is located in this bank, the BTL is automatically started after RESET. The RESET vector of the application program is moved down in memory by 0x4010 or 0x1010 bytes depending on your target CPU. The application program can be compiled and linked the same way as without BTL; you only have to change the memory locations for the linker.

# 9.3.3. CPU specific configuration file

The BTL is configured by the BTLCONF. H file. This file is self explaining and may look like the following:

/* CPU and UART specific	defines */		
#define UPCLOCK	24000000	// [Hz]	
#define UARTSEL	0	// select uart	
#define BAUDRATE	115200	// baudrate	
/* Common defines */			
#define APPNAME	"BTLM32C "	DATE " "TIME	
#define PASSWORD			
#define BTL_WAIT0_MS	500	// dwell time after reset	
#define BTL_HUGE	far		

# 9.3.4. CPU specific configuration parameters:

Parameter	Meaning
UPCLOCK	Microprocessor clock frequency [Hz].
UARTSEL	Selects the UART used for communication. Should be: 0: UART 0 1: UART 1
	4: UART 4
BAUDRATE	Baudrate used for serial communication

# 9.3.5. FLASH specific configuration file

The flash area is configured by the FLASH\_Config.h file.

```
This file is self explaining and may look like the following:
```

```
/* Use BTL.h for the basic type definition */
#include "BTL.h"
/* FLASH specific data types */
#define FLASH_U32 U32
#define FLASH_U16 U16
#define FLASH_U8 U8
#define FLASH_HUGE BTL_HUGE
/* Define CPU type */
#define M30879FLGP
/* Include FLASH_Select.h after defining CPU type */
#include "FLASH_Select.h"
```

### 9.3.6. FLASH specific configuration parameters:

Parameter	Meaning
FLASH_M32C_USE_BLOCK_A	Enables support for block A. The default value
	is 0. Set to 1 to be able to program block A.
M30879FLGP	Definition of the used CPU type. One of the
	CPU's listed under "Supported CPU's" has to
	be defined.

# 9.3.7. IAR-compiler

### 9.3.7.1. Used tools

Tool	Version
Compiler	3.10a
Linker	4.59j
Assembler	3.10a
Workbench	4.0

### 9.3.7.2. Compiling and linking

The project file should be opened by double click from the Windows Explorer. Now you can modify BTLConf.H and FLASH\_Config.H and rebuild the BTL. The actual BTL will be in the EXE-subfolder.

### Link file: User.xcl

The M32C port for IAR contains a linker command file for the application program, USER.xcl. This linker command file should be used as a starting point. It may be changed if using an other target.

### 9.3.7.3. Additional program modules

File	Explanation
Clean.bat	Removes the compiler output
M32C_IAR_V310A.dep	IAR project settings
M32C_IAR_V310A.ewd	IAR project settings
M32C_IAR_V310A.ewp	IAR project file
M32C_IAR_V310A.eww	IAR workspace file
FLASH\FLASH_M32C.c	Flash routines for the internal flash of M32C CPUs
PORT\BTL.xcl	Linker file for the BTL
PORT\cpum32c.h	Special function register definitions for M32C
PORT\USER.xcl	Linker file for application program

# 9.3.8. Renesas NC308-compiler

### 9.3.8.1. Used tools

Tool	Version
Compiler	5.41r1
Linker	4.04.02
Assembler	4.03r1
Workbench	-

### 9.3.8.2. Compiling and linking

The configuration files BTLConf.H and FLASH\_Config.H needs to be configured to your hardware. PREP.BAT needs to be modified to set the right path for the compiler. M.BAT will call PREP.BAT to enhance the PATH-variable and sets the environment variables used by NC308. Please adapt the following line of PREP.BAT:

SET TOOLPATH=C:\Tool\C\HEW4\Tools\Renesas\nc308wa\v541r01

Now you can modify BTLConf.H and FLASH\_Config.H and rebuild the BTL by executing M.BAT. The executable file BTLM32C.MOT will be stored in the EXE-folder.

### 9.3.8.3. Additional program modules

File	Explanation
Clean.bat	Removes the compiler output
M.bat	Batch file for rebuilding the BTL
Prep.bat	Batch file called by M. bat for setting the toolpath
FLASH\FLASH_M32C.c	Flash routines for the internal flash of M32C CPUs
PORT\cpum32c.h	Special function register definitions for M32C
PORT\fixvect.a30	Pass on fixed vectors
PORT\FLASH_Select.h	Defines defaults for flash user area and flash type
PORT\ncrt0.a30	Startup code BTL
PORT\ncrt0_user.a30	Startup code USER application, can be modified
PORT\sect308.inc	Sector definitions BTL
PORT\sect308_user.inc	Sector definitions USER application, can be modi-
	fied

# 9.4. Renesas R32C

# 9.4.1. Supported CPU's:

R5F6411E,	R5F64110,	R5F64114,	R5F6411F,
R5F64111,	R5F641x5,	R5F64112,	R5F641x6,
R5F641x7,	R5F64514,	R5F6451M,	R5F641x8,
R5F64515,	R5F6451N,	R5F641x9	

### 9.4.2. Memory map

The diagram below shows the memory map of the R32C memory.



Note 1: The beginning of the user area depends on the target. The address X1 is typically the first address of the flash area, for example 0xFFFE000 for a target with 128K of flash memory.

The BTL resides in the top bank of CPUs internal FLASH. Unfortunately this bank is 32kb in size (the BTL uses only approx. 5kb), but you loose the entire bank for your application program. Since the RESET vector is located in this bank, the BTL is automatically started after RESET.

The RESET vector of the application program is moved down in memory by 0x8010 bytes. The application program can be compiled and linked the same way as without BTL; you only have to change the memory locations as shown above.

# 9.4.3. CPU specific configuration file

The BTL is configured by the BTLCONF. H file.

This file is self explaining	and may loo	ok like the	following:
------------------------------	-------------	-------------	------------

/* CPU and UART specific d	efines */		
#define UPCLOCK	64000000	/* [Hz]	*/
#define UARTSEL	0	/* select uart	*/
#define BAUDRATE	115200L	/* baudrate	*/
/* Data needs to be progra #define BTL_WRITE_BLOCK_SI	mmed in bloc ZE 8	ks of 8 bytes */	
/* Common defines */			
#define APPNAME	"BTLR32C "	DATE " "TIME	
#define PASSWORD			
#define BTL_WAIT0_MS	500	<pre>/* wait time after reset /* before app. is started [ms]</pre>	*/ */

# 9.4.4. CPU specific configuration parameters:

Parameter	Meaning	
UPCLOCK	Microprocessor clock frequency [Hz]. Sample:	
	10000000 for 10MHz	
	16000000 for 16 MHz	
UARTSEL	Selects the UART used for communication.	
	Should be:	
	0: UART 0	
	1: UART 1	
BAUDRATE	Baudrate used for serial communication	
	(1200 115200)	

# 9.4.5. FLASH specific configuration file

The flash area is configured by the FLASH\_Config.h file.

This file is self explaining and may look like the following:

```
#ifndef FLASH_CONFIG_H
#define FLASH_CONFIG_H
/* Use BTL.h for the basic type definition */
#include "BTL.h"
/* FLASH specific data types */
#define FLASH_U32 U32
#define FLASH_U16 U16
#define FLASH_U8 U8
#define FLASH_HUGE huge
/* Define CPU type */
#define R5F6411E
/* Include the file FLASH_Select.h after the CPU type definition */
#include "FLASH_Select.h"
#endif /* Avoid multiple inclusion */
```

### 9.4.6. FLASH specific configuration parameters:

Parameter	Meaning
R5F6411E	Definition of the used CPU type. A list of CPU de-
	fines can be found in the upper section of the file
	"FLASH_Select.h". Depending on the used CPU
	the BTL uses target depending default values for
	the user flash area. Furthermore it tells the BTL
	what kind of flash memory is used.

# 9.4.7. IAR-compiler

### 9.4.7.1. Used tools

Tool	Version
Compiler	1.30E
Linker	4.61J
Assembler	1.30A
Workbench	5.4.0.832

### 9.4.7.2. Compiling and linking

The project file should be opened by double click from the Windows Explorer. Now you can modify BTLCONF.H and rebuild the BTL. The actual BTL will be in the EXE-subfolder.

### 9.4.7.3. Additional program modules

File	Explanation
Clean.bat	Removes the compiler output
R32C_IAR.ewd	Project file
R32C_IAR.ewp	Project file
R32C_IAR_V*.eww	Workspace file
PORT\BTL.xcl	Linker command file for the BTL
PORT\CPU_R32C.h	Special function register definitions for R32C
PORT\FIXVECT.asm	Pass on fixed vectors, may need to be modified
PORT\FLASH_Select.h	Defines defaults for flash user area and flash type

# 9.4.8. RENESAS-compiler

### 9.4.8.1. Used tools

Tool	Version
Compiler	1.01.00
Linker	1.00.02
Assembler	1.01.00
Workbench	4.07.00

### 9.4.8.2. Compiling and linking

The project file should be opened by double click from the Windows Explorer. Now you can modify BTLCONF.H and rebuild the BTL. The actual BTL will be in the EXE-subfolder.

### 9.4.8.3. Additional program modules

File	Explanation
BTL_RSK_R32C111.*	Workspace files
RSK_R32C111\*	Project files
R32C_IAR_V*.eww	Workspace file
RSK_R32C111\PORT\sec	Linker sections file for the BTL and pass on fixed
t100.inc	vectors, may need to be modified
RSK_R32C111\PORT\CPU	Special function register definitions for R32C
PORT\FLASH_Select.h	Defines defaults for flash user area and flash type

# 9.5. Renesas RX

### 9.5.1. Supported CPU's:

R5F562x6,	R5F562x7,	R5F562x8,	R5F563x6,
R5F563x7,	R5F563x8,	R5F563xA,	R5F563xB,
R5F563xD,	R5F563xE,	R5F563xM,	R5F563xN,
R5F563xP,	R5F52103,	R5F52104,	R5F52105,
R5F52106,	R5F52107,	R5F52108,	R5F5210A,
R5F5210B			

### 9.5.2. Memory map

The diagram below shows the memory map of the RX memory.



Note 1: The beginning of the user area depends on the target. The address X1 is typically the first address of the flash area, for example 0xFFFC0000 for a target with 256K of flash memory.

The BTL resides in the two top banks of CPUs internal FLASH that consists of two 4kByte blocks. Since the RESET vector is located in this banks, the BTL is automatically started after RESET.

The RESET vector of the application program is moved down in memory by 0x2010 bytes. The application program can be compiled and linked the same way as without BTL; you only have to change the memory locations as shown above.

# 9.5.3. CPU specific configuration file

The BTL is configured by the BTLCONF. H file.

This file is sel	f explaining	and may	y look like	the following:
------------------	--------------	---------	-------------	----------------

/* CPU and UART specific d	efines */		
#define UPCLOCK	96000000	/* [Hz]	*/
#define UARTSEL	2	/* select uart	*/
#define BAUDRATE	115200L	/* baudrate	*/
/* Data needs to be progra #define BTL_WRITE_BLOCK_SI	mmed in bloc} ZE 256uL	as of 256 bytes */	
/* Common defines */			
#define APPNAME	"BTLRX "I	DATE " "TIME	
#define PASSWORD			
#define BTL_WAIT0_MS	500	/* wait time after reset /* before app. is started [ms]	*/ */

## 9.5.4. CPU specific configuration parameters:

Parameter	Meaning
UPCLOCK	Microprocessor clock frequency [Hz]. Sample:
	96000000 for 96MHz
UARTSEL	Selects the UART used for communication.
	Should be:
	2: UART 2
BAUDRATE	Baudrate used for serial communication
	(9600 115200)

## 9.5.5. FLASH specific configuration file

The flash area is configured by the FLASH\_Config.h file. This file is self explaining and may look like the following:

```
#ifndef FLASH_CONFIG_H
#define FLASH_CONFIG_H
/* Use BTL.h for the basic type definition */
#include "BTL.h"
/* FLASH specific data types */
#define FLASH_U32 U32
#define FLASH_U16 U16
#define FLASH_U16 U16
#define FLASH_U8 U8
#define FLASH_HUGE BTL_HUGE
/* Define CPU type */
#define R5F562x8
/* Include the file FLASH_Select.h after the CPU type definition */
#include "FLASH_Select.h"
#endif /* Avoid multiple inclusion */
```

### 9.5.6. FLASH specific configuration parameters:

Parameter	Meaning
R5F562x8	Definition of the used CPU type. A list of CPU de- fines can be found in the upper section of the file "FLASH_Select.h". Depending on the used CPU the BTL uses target depending default values for the user flash area. Furthermore it tells the BTL what kind of flash memory is used
	what kind of flash memory is used.

# 9.5.7. RENESAS-compiler

#### 9.5.7.1. Used tools

Tool	Version
Compiler	1.02.01
Linker	1.02.00
Assembler	1.02.00
Workbench	4.09.00.007

### 9.5.7.2. Compiling and linking

The project file should be opened by double click from the Windows Explorer. Now you can modify BTLCONF. H and rebuild the BTL. The actual BTL will be in the EXE-subfolder of the configuration.

### 9.5.7.3. Additional program modules

File	Explanation
BTL_YRDK_RX62N.*	Workspace files
$BTL_YRDK_RX62N $	Project files
BTL_YRDK_RX62N.hws	Workspace file
BTL_YRDK_RX62N	Special function register definitions for RX
\PORT\CPU_RX.h	
BTL_YRDK_RX62N	Defines defaults for flash user area and flash type
\PORT\FLASH_Select.h	

# 9.5.8. IAR-compiler

#### 9.5.8.1. Used tools

Tool	Version
Compiler	2.40.1.50509
Linker	2.40.1.50509
Assembler	2.40.1.50509
Workbench	6.4.0.2310

### 9.5.8.2. Compiling and linking

The project file should be opened by double click from the Windows Explorer. Now you can modify BTLCONF. H and rebuild the BTL. The actual BTL will be in the EXE-subfolder of the configuration.

### 9.5.8.3. Additional program modules

File	Explanation
BTL_YRDK_RX62N.*	Project files
BTL_YRDK_RX62N_V*.eww	Workspace file
PORT\CPU_RX.h	Special function register definitions for RX
PORT\FLASH_Select.h	Defines defaults for flash user area and flash type

# 9.6. Renesas R8C

### 9.6.1. Supported CPU's:

R5F212x7, R5F212x8, R5F212xA,

R5F212xC

### 9.6.2. Memory map

The diagram below shows the memory map of the R8C memory.



Note 1: This user area does only exist for targets with 96kByte or more flash. The end of this user area depends on the target. The address X1 is typically the last address of the flash blocks after the flash block containing the BTL, for example 0x23FFF for a target with 128kByte of flash memory.

The BTL resides in the bank of CPUs internal FLASH that contains the reset vector located at 0x0FFFF. Unfortunately this bank is 32kByte in size (the BTL uses only approx. 5kb), but you loose the entire bank for your application program. Since the RESET vector is located in this bank, the BTL is automatically started after RESET.

The RESET vector of the application program is moved down in memory by 0x4010 bytes. The application program can be compiled and linked the same way as without BTL; you only have to change the memory locations in the XCL-file as shown above.

# 9.6.3. CPU specific configuration file

The BTL is configured by the BTLCONF. H file. This file is self explaining and may look like the following:

/* CPU and UART specific d	efines */		
#define UPCLOCK	20000000	/* [Hz]	*/
#define UARTSEL	2	/* select uart	*/
#define BAUDRATE	115200L	/* baudrate	*/
/* Common defines */			
#define APPNAME	"BTLR8C "	_DATE " "TIME	
#define PASSWORD			
#define BTL_WAIT0_MS	500	/* wait time after reset	*/
		<pre>/* before app. is started [ms]</pre>	*/
#define BTL_HUGE	far		
#define BTL_RW_U32NO	0		

### 9.6.4. CPU specific configuration parameters:

Parameter	Meaning
UPCLOCK	Microprocessor clock frequency [Hz]. Sample:
	10000000 for 10MHz
	16000000 for 16 MHz
UARTSEL	Selects the UART used for communication.
	Should be:
	0: UART 0
	1: UART 1
	2: UART 2
BAUDRATE	Baudrate used for serial communication
	(1200 115200)

# 9.6.5. FLASH specific configuration file

The flash area is configured by the FLASH\_Config.h file. This file is self explaining and may look like the following:

```
#ifndef FLASH_CONFIG_H
#define FLASH_CONFIG_H
/* Use BTL.h for the basic type definition */
#include "BTL.h"
/* FLASH specific data types */
#define FLASH_U32 U32
#define FLASH_U16 U16
#define FLASH_U8 U8
#define FLASH_HUGE huge
/* Define CPU type */
#define R5F212xA
/* Include the file FLASH_Select.h after the CPU type definition */
#include "FLASH_Select.h"
#endif /* Avoid multiple inclusion */
```

### 9.6.6. FLASH specific configuration parameters:

Parameter	Meaning
R5F212xA	Definition of the used CPU type. A list of CPU de-
	fines can be found in the upper section of the file
	"FLASH_Select.h". Depending on the used CPU
	the BTL uses target depending default values for
	the user flash area. Furthermore it tells the BTL
	what kind of flash memory is used.
# 9.6.7. IAR-compiler

## 9.6.7.1. Used tools

Tool	Version
Compiler	3.30D
Linker	4.61G
Assembler	3.30A
Workbench	5.2.9.580.8668

### 9.6.7.2. Compiling and linking

The project file should be opened by double click from the Windows Explorer. Now you can modify BTLCONF.H and rebuild the BTL. The actual BTL will be in the EXE-subfolder.

#### 9.6.7.3. Additional program modules

# File

File	Explanation
Clean.bat	Removes the compiler output
R8C_IAR.ewd	Project file
R8C_IAR.ewp	Project file
R8C_IAR_V*.eww	Workspace file
PORT\BTL.xcl	Linker command file for the BTL
PORT\CPU_R8C.h	Special function register definitions for R32C
PORT\FixVect.s34	Pass on fixed vectors, may need to be modified
PORT\FLASH_Select.h	Defines defaults for flash user area and flash type

Evalenation

# 9.7. ARM AT91M40800

# 9.7.1. Supported CPU's:

AT91M40800

# 9.7.2. Memory map



The project contains 3 targets:

## RAM BTL

This target is used to run the BTL in RAM using a wiggler. Use the RAM\_BTL to program the RELEASE\_BTL into the external flash.

## RELEASE\_BTL

The release target.

### KILL\_BTL

This target can be used to program a new release version of the BTL into the external flash without using a wiggler.

# 9.7.3. CPU specific configuration file

The BTL is configured by the BTLCONF. H file.

This file is self explaining and may look like the following:

```
#ifndef BTLCONF_H // Avoid multiple inclusion
#define BTLCONF_H
/* common defines for BTL */
                             .....
#define PASSWORD
#define BTL_WAIT0_MS
                             500
                                        // wait time after reset
                                        // before app. is started [ms]
/* cpu and target board specific defines */
#define UPCLOCK
                             7372800
#define UARTSEL
                                        // select uart
                             1
#define BAUDRATE
                             115200
                                       // baudrate
/* Type of external flash */
#define FLASH_29LV400B
                             1
     defined(RAM_BTL)
#if
 #define APPNAME
                             "RAM BTL ARM AT91"
  #define FLASH_BASEADR
                             0x01000000
  #define FLASH_USER_START
                             0x01000000 // Start of application program
 #define FLASH_USER_LEN
                             0x00080000 // Length of user area
#elif defined(RELEASE_BTL)
  #define APPNAME
                             "BTL ARM AT91"
  #define FLASH_BASEADR
                             0x01000000
  #define FLASH_USER_START
                             0x01004000 // Start of application program
  #define FLASH_USER_LEN
                             0x0007C000 // Length of user area
#elif defined(KILL_BTL)
  #define APPNAME
                             "KILLER BTL ARM AT91"
                             0x01000000
  #define FLASH_BASEADR
  #define FLASH_USER_START
                             0x01000000 // Start of application program
                             0x00004000 // Length of user area
  #define FLASH_USER_LEN
#else
  #error No BTL selected!
#endif
#endif // defined BTLCONF_H
```

# 9.7.4. CPU specific configuration parameters:

Parameter	Meaning
UPCLOCK	Microprocessor clock frequency [Hz].
UARTSEL	Selects the UART used for communication.
	Should be:
	0: UART 0
	1: UART 1
BAUDRATE	Baudrate used for serial communication
	(1200 115200)
FLASH_29LV400B	Activate the FLASH routines

## 9.7.5. IAR-compiler

#### 9.7.5.1. Used tools

Tool	Version
Compiler	3.30a
Linker	4.55d
Assembler	3.30a
Workbench	3.4a

### 9.7.5.2. Compiling and linking

The project file should be opened by double click from the Windows Explorer. Select the target which should be build. Now you can modify BTLCONF.H and rebuild the BTL. The actual BTL will be in one of the EXE-subfolders.

#### 9.7.5.3. Additional program modules

## Filo

File	Explanation
Clean.bat	Removes the compiler output
ARM_AT91_IAR_V330A.pew	Project file for IAR IDE
PORT\at91_cstartup.s79	Modified startup containing the remapping
PORT\FixVect.asm	Pass on fixed vectors
PORT\JTAG_AT91.mac	Macro for RAM_BTL using IAR IDE with JTAG
PORT\JTAG_AT91.xcl	Linker file for RAM_BTL
PORT\KILL_AT91.xcl	Linker file for KILL_BTL
PORT\LowLevelInit.c	Contains low_level_init
PORT\RELEASE_AT91.xcl	Linker file for RELEASE_BTL

# 9.8. ARM AT91SAM7

## 9.8.1. Supported CPU's:

AT91SAM7A3	AT91SAM7SE32	AT91SAM7SE256	AT91SAM7SE512
AT91SAM7S128	AT91SAM7S128A	AT91SAM7S256	AT91SAM7S256A
AT91SAM7S32	AT91SAM7S321	AT91SAM7S64	AT91SAM7X128
AT91SAM7X256			

## 9.8.2. Memory map



The BTL resides in the bottom sector(s) of CPUs internal FLASH. Since the RESET vector is located in this bank, the BTL is automatically started after RESET.

The application program is moved up in memory by 0x1000 bytes. The application program can be compiled and linked the same way as without BTL; you only have to change the memory location.

## 9.8.3. CPU specific configuration file

The BTL is configured by the BTLCONF. H file. This file is self explaining and may look like the following:

```
/* CPU and UART specific defines */
#define UPCLOCK
                                        /* [Hz]
                           47923200L
                                        /* select uart
                                                                            */
#define UARTSEL
                           0
#define BAUDRATE
                           115200L
                                       /* baudrate
                                                                            * /
/* Data needs to be programmed in blocks of 256 bytes */
#define BTL_WRITE_BLOCK_SIZE 256
/* Flash user area definition */
#define FLASH_USER_START 0x101000
                                       /* Start adress of flash user area */
#define FLASH_USER_LEN
                        0x03F000
                                       /* Length of flash user area
                                                                            * /
/* common defines */
                           "BTL AT91SAM7 " __DATE__ " " __TIME_
#define APPNAME
                           .....
#define PASSWORD
                           500
                                        /* Wait time after reset
#define BTL_WAIT0_MS
                                        /* Before app. is started [ms]
```

## 9.8.4. CPU specific configuration parameters:

Parameter	Meaning
UPCLOCK	Microprocessor clock frequency [Hz].
UARTSEL	UART Selection. Should be: 0: UART 0, 1: UART 1, 2: UART 2 (only SAM7A3)
BAUDRATE	Baudrate used for serial communication

## 9.8.5. FLASH specific configuration file

The flash area is configured by the FLASH\_Config.h file. This file is self explaining and may look like the following:

```
/* Use BTL.h for the basic type definition */
#include "BTL.h"
/* FLASH specific data types */
#define FLASH_U32 U32
#define FLASH_U16 U16
#define FLASH_U8 U8
/* FLASH selection */
#define FLASH_AT91SAM7 1
```

### 9.8.6. FLASH specific configuration parameters:

Parameter	Meaning
FLASH_AT91SAM7	Use the AT91SAM7 flash module.

## 9.8.7. IAR-compiler

#### 9.8.7.1. Used tools

Tool	Version
Compiler	4.31a
Linker	4.59w
Assembler	4.31a
Workbench	4.6B

### 9.8.7.2. Compiling and linking

The project file should be opened by double click from the Windows Explorer. Select the target which should be build. Now you can modify BTLCONF.H and rebuild the BTL. The actual BTL will be in one of the EXE-subfolders.

#### 9.8.7.3. Additional program modules

File	Explanation
Clean.bat	Removes the compiler output
BTL_AT91SAM7_V431A.dep	Project for IAR IDE
BTL_AT91SAM7_V431A.ewd	(13)
BTL_AT91SAM7_V431A.ewp	((3)
BTL_AT91SAM7_V431A.eww	((3)
AT91SAM7S256_FLASH.xcl	Linker file for release configuration
AT91SAM7S256_RAM.xcl	Linker file for debug configuration
AT91SAM7_Cstartup.s79	Startup code
SAM7_FLASH.mac	Macro file used to debug the FLASH build
SAM7_RAM.mac	Macro file used to debug the RAM build

# 9.9. ARM AT91SAM7L

# 9.9.1. Supported CPU's:

AT91SAM7L64 AT91SAM7L128

# 9.9.2. Memory map



The BTL resides in the bottom sector(s) of CPUs internal FLASH. Since the RESET vector is located in this bank, the BTL is automatically started after RESET.

The application program is moved up in memory by 0x2000 bytes. The application program can be compiled and linked the same way as without BTL; you only have to change the memory location.

## 9.9.3. CPU specific configuration file

The BTL is configured by the BTLCONF. H file. This file is self explaining and may look like the following:

```
/* CPU and UART specific defines */
#define UPCLOCK
                                       /* [Hz]
                           29982720L
#define UARTSEL
                                       /* select uart
                                                                            */
                           2
#define BAUDRATE
                           230400L
                                       /* baudrate
/* Data needs to be programmed in blocks of 256 bytes */
#define BTL_WRITE_BLOCK_SIZE 256
/* Flash user area definition */
#define FLASH_USER_START 0x102000
                                       /* Start adress of flash user area */
#define FLASH_USER_LEN
                        0x01E000
                                       /* Length of flash user area
                                                                            * /
/* common defines */
#define APPNAME
                           "BTL AT91SAM7L " __DATE__ " " __TIME_
#define PASSWORD
                           .....
#define BTL_WAIT0_MS
                           500
                                       /* Wait time after reset
                                        /* Before app. is started [ms]
```

### 9.9.4. CPU specific configuration parameters:

Parameter	Meaning
UPCLOCK	Microprocessor clock frequency [Hz].
UARTSEL	UART Selection. Should be:
	0: UART 0, 1: UART 1, 2: DBGU
BAUDRATE	Baudrate used for serial communication

### 9.9.5. FLASH specific configuration file

The flash area is configured by the FLASH\_Config.h file. This file is self explaining and may look like the following:

```
/* Use BTL.h for the basic type definition */
#include "BTL.h"
/* FLASH specific data types */
#define FLASH_U32 U32
#define FLASH_U16 U16
#define FLASH_U8 U8
/* FLASH selection */
#define FLASH_AT91SAM7L 1
```

#### 9.9.6. FLASH specific configuration parameters:

Parameter	Meaning
FLASH_AT91SAM7L	Use the AT91SAM7L flash module.

# 9.9.7. IAR-compiler

## 9.9.7.1. Used tools

Tool	Version
Compiler	5.20.3.51064
Linker	5.20.3.51064
Assembler	5.20.3.51064
Workbench	5.3.0.622

### 9.9.7.2. Compiling and linking

The project file should be opened by double click from the Windows Explorer. Select the target which should be build. Now you can modify BTLCONF.H and rebuild the BTL. The actual BTL will be in one of the EXE-subfolders.

### 9.9.7.3. Additional program modules

File	
Clean	]

Clean.bat	Removes the compiler output
BTL_AT91SAM7L_V5.ewd	Project for IAR IDE
BTL_AT91SAM7L_V5.ewp	((3)
BTL_AT91SAM7L_V520.eww	(63)
AT91SAM7L128_FLASH.icf	Linker file for flash configuration
AT91SAM7_Startup.s	Startup code
SAM7L_FLASH.mac	Macro file used to debug the FLASH build
	C C

Evolopation

# 9.10. ARM LH754XX



The BTL resides in the bottom sector(s) of CPUs internal FLASH. Since the RESET vector is located in this bank, the BTL is automatically started after RESET.

The application program is moved up in memory by 0x2000 bytes. The application program can be compiled and linked the same way as without BTL; you only have to change the memory location.

## 9.10.3. CPU specific configuration file

The BTL is configured by the BTLCONF.H file. This file is self explaining and may look like the following:

```
/* CPU specific definitions */
#define BTL_RW_U32NO
#define BTL_WRITE_16BIT_ALIGNED 1
/* Application, harware specific definitions */
#define UPCLOCK 14175000
#define UART
                   0
#define BAUDRATE 115200L
/* FLASH specific definitions */
#if defined(TARGET_JTAG_RELEASE)
 #define FLASH_USER_START 0x40002000
#elif defined (TARGET_RELEASE)
 #define FLASH_USER_START 0x00002000
#endif
#define FLASH_USER_LEN
                         0x003FE000
/* common defines */
                           "LH754XX " ___DATE_
#define APPNAME
#define PASSWORD
                           ....
#define BTL_WAIT0_MS
                           500
                                       /* Dwell time after reset
                                       /* Before app. is started [ms]
```

9.10.4. CPU specific configuration parameters:

Parameter	Meaning
UPCLOCK	Microprocessor clock frequency [Hz].
UARTSEL	UART Selection. Should be:
	0: UART 0, 1: UART 1
BAUDRATE	Baudrate used for serial communication

## 9.10.5. FLASH specific configuration file

The flash area is configured by the FLASH\_Config.h file. This file is self explaining and may look like the following:

```
/* Use BTL.h for the basic type definition */
#include "BTL.h"
/* FLASH specific data types */
#define FLASH_U32 U32
#define FLASH_U16 U16
#define FLASH_U8 U8
/* FLASH specific definitions */
#if defined(TARGET_JTAG_RELEASE)
 #define FLASH BASEADR 0x4000000
#elif defined (TARGET_RELEASE)
 #define FLASH_BASEADR 0x0000000
#endif
/* External area: Flash driver selection */
#define FLASH_29XX
                          1
/* External area: Sector definition */
#define FLASH_SA0 0x002000
```

### 9.10.6. FLASH specific configuration parameters:

Parameter	Meaning
FLASH_29XX	Definition of the used kind of Flash.

#### 9.10.7.1. Used tools

Tool	Version
Compiler	4.30a
Linker	4.59n
Assembler	4.30a
Workbench	4.5

### 9.10.7.2. Compiling and linking

The project file should be opened by double click from the Windows Explorer. Select the target which should be build. Now you can modify BTLCONF.H and rebuild the BTL. The actual BTL will be in one of the EXE-subfolders.

#### 9.10.7.3. Additional program modules

File	Explanation
Clean.bat	Removes the compiler output
BTL_LH754XX_V420.dep	Project for IAR IDE
BTL_LH754XX_V420.ewd	((3)
BTL_LH754XX_V420.ewp	((3)
BTL_LH754XX_V420.eww	((3)
BTL_Release_LH754XX.xcl	Linker file for release configuration
JTAG_Release_LH754XX.xcl	Linker file for JTAG configuration
USER_Release_LH754XX.xcl	Linker file for application

# 9.11. ARM LPC2XXX

## 9.11.1. Supported CPU's:

I PC2104	LPC2105	LPC2106	I PC2114
1002110	1000104	1000100	1000101
LFGZII9	LF62124	LFGZIZ9	LFGZIJI
1000100	1000104	1000126	1000100
LFGZIJZ	LF62134	LF02130	LF62130
1002104	1000010	1002214	
LF 02 194	LFUZZIZ	LF GZZ 14	LFGZZ9Z
1 EUZZ 94			

## 9.11.2. Memory map



The BTL resides in the bottom sector(s) of CPUs internal FLASH. Since the RESET vector is located in this bank, the BTL is automatically started after RESET.

The application program is moved up in memory by 0x2000 bytes. The application program can be compiled and linked the same way as without BTL; you only have to change the memory location.

## 9.11.3. CPU specific configuration file

The BTL is configured by the BTLCONF. H file. This file is self explaining and may look like the following:

```
/* CPU specific definitions */
#define BTL_USE_PARA(Para)
                            Para = Para /* Avoid warnings */
#define BTL_WRITE_BLOCK_SIZE 512
/* Application, harware specific definitions */
#define UPCLOCK 14745600L
#define UART
                   1
#define BAUDRATE
                   115200L
#define APPNAME
                   "BTL LPC2138 " ___DATE_
/* common defines */
                          500
#define BTL_WAIT0_MS
                                       /* Dwell time after reset
                                       /* Before app. is started [ms]
```

9.11.4. CPU specific configuration parameters:

Parameter	Meaning
UPCLOCK	Microprocessor clock frequency [Hz].
UARTSEL	Selects the UART used for communication.
	Should be:
	0: UART 0
	1: UART 1
BAUDRATE	Baudrate used for serial communication

## 9.11.5. FLASH specific configuration file

The flash area is configured by the FLASH\_Config.h file. This file is self explaining and may look like the following:

```
/* Use BTL.h for the basic type definition */
#include "BTL.h"
/* FLASH specific data types */
#define FLASH_U32 U32
#define FLASH_U16 U16
#define FLASH_U8 U8
#define FLASH_U8_U8
#define FLASH_USE_PARA(Para) Para = Para /* Avoid warnings */
/* Define CPU type */
#define FLASH_LPC_2138 1
/* Include the file FLASH_Select.h after the CPU type definition */
#include "FLASH_Select.h"
```

### 9.11.6. FLASH specific configuration parameters:

Parameter	Meaning
FLASH_LPC_2138	Definition of the used CPU type. One of the CPU's listed under "Supported CPU's" has to be defined. If for example a LPC2138 should be used, the following line needs to be included: #define FLASH_LPC_21381

## 9.11.7. Keil-compiler

#### 9.11.7.1. Used tools

Tool	Version
Compiler	2.23a
Linker	2.23a
Assembler	2.22
Workbench	μVision3 V3.12f

### 9.11.7.2. Compiling and linking

### <u>BTL</u>

The project file ARM\_LPC21XX\_BTL.Uv2 should be opened by double click from the Windows Explorer. Now you can modify BTLConf.H and FLASH\_Config.H and rebuild the BTL. The actual BTL will be in the subfolder Output\BTL\Obj.

#### Sample application

The emLoad shipment contains a sample project similar to the 'Blinky' sample shipped with the Keil compiler. The project file ARM\_LPC21XX\_APP.Uv2 should be opened by double click from the Windows Explorer. After rebuilding it the output file ARM\_LPC2XXX\_APP.hex will be in the subfolder Output\APP\Obj.

### 9.11.7.3. Additional program modules

File	Explanation
Clean.bat	Removes the compiler output
ARM_LPC21XX_APP.Opt	Project settings of sample application
ARM_LPC21XX_APP.Uv2	Project settings of sample application
ARM_LPC21XX_BTL.Opt	Project settings of BTL
ARM_LPC21XX_BTL.Uv2	Project settings of BTL
$FLASH \ FLASH LPC2xxx.c$	Flash routines for the internal flash of LPC2XXX
	CPUs
$PORT \ FLASH Select.h$	Defines defaults for flash user area depending of
	defined CPU
PORT\MainAPP.c	Sample application
PORT\StartupAPP.S	Startup code sample application
PORT\StartupBTL.S	Startup code BTL

# 9.12. ATMEL ATmega128

## 9.12.1. Supported CPU's:

ATmega128

## 9.12.2. Memory map



## 9.12.3. CPU specific configuration file

```
The BTL is configured by the BTLCONF. H file.
This file is self explaining and may look like the following:
#ifndef BTLCONF H
                  // Avoid multiple inclusion
#define BTLCONF_H
/* Common defines for BTL */
#define PASSWORD
                            .....
#define APPNAME
                            "emLoad ATMEGA"
#define BTL_WAITO_MS
                           500
                                 // Wait time after reset
#define BTL_RW_U32NO
                           0
#define BTL_WRITE_BLOCK_SIZE 256
                    __hugeflash
#define BTL_HUGE
                                     // Before app. is started [ms]
/* CPU and target board specific defines */
#define UPCLOCK 7372800 // Oszillator frequency
                                      // Select uart
#define UARTSEL
                           0
                            115200 // Baudrate
#define BAUDRATE
/* Type of external flash */
#define FLASH_ATMEGA
                            1
#define FLASH_USER_LEN
#define FLASH_USER_LEN
                            0 \times 00000
                                       // Start of application program
                            0x1F000
                                       // Length of user area
#define FLASH_USER_RESBYTES
                            256
```

# 9.12.4. CPU specific configuration parameters:

Parameter	Meaning	
UPCLOCK	Microprocessor clock frequency [Hz].	
UARTSEL	Selects the UART used for communication. Should be: 0: UART 0 1: UART 1	
BAUDRATE	Baudrate used for serial communication (1200 115200)	
FLASH_ATMEGA	Activate the ATmega128 flash routines	

## 9.12.5. IAR-compiler

#### 9.12.5.1. Used tools

Tool	Version
Compiler	3.10b
Linker	4.56f
Assembler	3.10b
Workbench	3.0b

#### 9.12.5.2. Compiling and linking

The BTL can be rebuild using the batch file M.bat in the main folder or by using the project file.

The project file should be opened by double click from the Windows Explorer or by opening it with the IAR workbench. It contains 2 targets: the debug and the release target. To build the target executable the release target should be selected. Now you can modify BTLCONF. H and rebuild the BTL.

Before the project could be compiled by the batch file M.bat it should be adapted to the customers tool path by modifying the following line:

SET TOOLPATH=C:\Tool\C\IAR\AVR\_V310B

The actual BTL will be in the subfolder Output\Release\Exe.

#### <u>Fuses</u>

Please note that the BTL does not work if the ATmega128 runs in ATmega103 compatibility mode. Further the fuses should enable the use of the reset vector of the BTL. The following table shows the settings required for the BTL:

Fuse byte	Bit	Value
Extended Fuse Byte	M103C	1
Fuse High Byte	BOOTSZ1	0
	BOOTSZ0	1
	BOOTRST	0

#### 9.12.5.3. Additional program modules

File	Explanation
Clean.bat	Removes the compiler output
M.bat	Batch file to build the target executable
AVR_IAR.eww	Workspace file for IAR IDE
AVR_IAR.ewp	Project file for IAR IDE
FLASH\FLASH_ATMEGA.c	Flash routines for ATmega128
FLASH\FLASH_ATMEGA_HELP.s90	Assembler helper routines
PORT\BTL.xcl	Linker file for BTL

# 9.13. ATMEL ATmega644

# 9.13.1. Supported CPU's:

ATmega644

# 9.13.2. Memory map



## 9.13.3. CPU specific configuration file

The BTL is configured by the  ${\tt BTLCONF.H}$  file. This file is self explaining and may look like the following:

/* Common defines for BTL */		
#define PASSWORD		
#define APPNAME	"emLoad AT	MEGA"
#define BTL_RW_U32NO	0	
<pre>#define BTL_WRITE_BLOCK_SIZE</pre>	256	
#define BTL_HUGE	flash	
<pre>#define FEEDWATCHDOG()</pre>	asm("WDR")	
#define BTL_WAIT0_MS	500	// Wait time after reset
		// Before app. is started [ms]
/* CPU and target board spect	ific define	s */
#define UPCLOCK	6140000	// Oszillator frequency
#define BAUDRATE	38400	// Baudrate
/* Type of external flash */		
#define FLASH_ATMEGA	1	
#define FLASH_USER_START	$0 \times 00000$	<pre>// Start of application program</pre>
#define FLASH_USER_LEN	0x0F000	// Length of user area
#define FLASH_USER_RESBYTES	256	

# 9.13.4. CPU specific configuration parameters:

Parameter	Meaning
UPCLOCK	Microprocessor clock frequency [Hz].
BAUDRATE	Baudrate used for serial communication (1200 115200)
FLASH_ATMEGA	Activate the Atmega644 flash routines

# 9.13.5. IAR-compiler

## 9.13.5.1. Used tools

Tool	Version
Compiler	4.20A
Linker	4.59Z
Assembler	4.20A
Workbench	4.7

### 9.13.5.2. Compiling and linking

The project file should be opened by double click from the Windows Explorer or by opening it with the IAR workbench. It contains 2 targets: the debug and the release target. To build the target executable the release target should be selected. Now you can modify BTLCONF. H and rebuild the BTL.

The actual BTL will be in the subfolder Output\Release\Exe.

#### <u>Fuses</u>

Please note that the BTL does not work if the Atmega644 runs in ATmega103 compatibility mode. Further the fuses should enable the use of the reset vector of the BTL. The following table shows the settings required for the BTL:

Fuse byte	Bit	Value	
Fuse High Byte	BOOTSZ1	0	
	BOOTSZ0	1	
	BOOTRST	0	

#### 9.13.5.3. Additional program modules

File	Explanation
Clean.bat	Removes the compiler output
AVR_IAR_V420A.eww	Workspace file for IAR IDE
AVR_IAR_V420A.ewp	Project file for IAR IDE
FLASH\FLASH_ATMEGA.c	Flash routines for Atmega644
$FLASH \ FLASH \ ATMEGA \ HELP.s90$	Assembler helper routines
PORT\ATmega644.h	SFR definitions for Atmega644
PORT\BTL.xcl	Linker file for BTL

# 9.14. Cortex-M3 Luminary

# 9.14.1. Supported CPU's:

All Cortex-M3 based Luminary CPUs.

# 9.14.2. Memory map



The BTL resides in the bottom sector(s) of CPUs internal FLASH. Since the RESET vector is located in this bank, the BTL is automatically started after RESET.

The application program is moved up in memory by 0x1000 bytes. The application program can be compiled and linked the same way as without BTL; you only have to change the memory location.

## 9.14.3. CPU specific configuration file

The BTL is configured by the BTLCONF. H file. This file is self explaining and may look like the following:

/* CPU and UART specific defines */		
#define UPCLOCK 800000L /* [Hz]	* /	
<pre>#define UARTSEL 0 /* select uart</pre>	*/	
#define BAUDRATE 230400L /* baudrate	*/	
/* Data needs to be programmed in blocks of 1024 bytes	5 */	
define BTL_WRITE_BLOCK_SIZE 1024		
/* common defines */		
#define APPNAME "BTL Luminary LM3 "DATE_	" "TIME	
#define PASSWORD ""		
#define BTL_WAITO_MS 500 /* Wait time af	fter reset */	
/* Before app.	is started [ms] */	

## 9.14.4. CPU specific configuration parameters:

Parameter	Meaning
UPCLOCK	Microprocessor clock frequency [Hz].
UARTSEL	UART Selection. Should be: 0: UART 0
BAUDRATE	Baudrate used for serial communication

## 9.14.5. FLASH specific configuration file

The flash area is configured by the FLASH\_Config.h file. This file is self explaining and may look like the following:

```
/* Use BTL.h for the basic type definition */
#include "BTL.h"
/* FLASH specific data types */
#define FLASH_U32 U32
#define FLASH_U16 U16
#define FLASH_U8 U8
/* Define CPU type */
#define LM3
/* FLASH selection */
#define LM3_16K 1
/* Include the file FLASH_Select.h after the CPU type definition */
#include "FLASH_Select.h"
```

## 9.14.6. FLASH specific configuration parameters:

Parameter	Meaning
LM3	Use the Luminary LM3 flash module.
LM3_16K	Select the flash sector information for Luminary CPUs with 16K flash. Available flash configurations are: LM3_16K LM3_21K LM3_64K LM3_96K LM3_128K LM3_128K

#### 9.14.7.1. Used tools

Tool	Version
Compiler	5.41.2.51793
Linker	5.41.2.51793
Assembler	5.41.2.51793
Workbench	5.6.2.1418

### 9.14.7.2. Compiling and linking

The project file should be opened by double click from the Windows Explorer. Select the target which should be build. Now you can modify BTLCONF.H and rebuild the BTL. The actual BTL will be in one of the EXE-subfolders.

### 9.14.7.3. Additional program modules

File	Explanation
Clean.bat	Removes the compiler output
BTL_LM3.ewd	Project for IAR IDE
BTL_LM3.ewp	<i>u</i> "
BTL_LM3_V541B.eww	<i>((1)</i>
FLASH.icf	Linker file for debug and release configuration
CPU_ASM_IAR_V5.s	Firmware start code

# 9.15. Cortex-M3 LPC17xx

## 9.15.1. Supported CPU's:

LPC1751	LPC1752	LPC1754	LPC1756
LPC1758	LPC1764	LPC1765	LPC1766
LPC1768			

## 9.15.2. Memory map



The BTL resides in the bottom sector(s) of CPUs internal FLASH. Since the RESET vector is located in this bank, the BTL is automatically started after RESET.

The application program is moved up in memory by 0x1000 bytes. The application program can be compiled and linked the same way as without BTL; you only have to change the memory location.

## 9.15.3. CPU specific configuration file

The BTL is configured by the BTLCONF. H file. This file is self explaining and may look like the following:

```
/* CPU and UART specific defines */
#define UPCLOCK
                                       /* [Hz]
                           7200000L
#define UARTSEL
                           0
                                       /* select uart
                                                                            */
#define BAUDRATE
                           230400L
                                       /* baudrate
/* Data needs to be programmed in blocks of 256 bytes */
#define BTL_WRITE_BLOCK_SIZE 256
/* common defines */
#define APPNAME
                           "BTL LPC17xx " ___DATE__ " " ___TIME_
#define PASSWORD
                           .....
#define BTL_WAIT0_MS
                           500
                                        /* Wait time after reset
                                        /* Before app. is started [ms]
```

## 9.15.4. CPU specific configuration parameters:

Parameter	Meaning
UPCLOCK	Microprocessor clock frequency [Hz].
UARTSEL	UART Selection. Should be: 0: UART 0
BAUDRATE	Baudrate used for serial communication

## 9.15.5. FLASH specific configuration file

The flash area is configured by the FLASH\_Config.h file. This file is self explaining and may look like the following:

```
/* Use BTL.h for the basic type definition */
#include "BTL.h"
/* FLASH specific data types */
#define FLASH_U32 U32
#define FLASH_U16 U16
#define FLASH_U8 U8
/* Define CPU type */
#define LPC17X1
/* FLASH selection */
#define FLASH LPC17XX 1
```

### 9.15.6. FLASH specific configuration parameters:

Parameter	Meaning
FLASH_LPC17XX	Use the LPC17xx flash module.
LPC17X1	Select the flash sector information for LPC17x1 CPUs. Available flash configurations are: LPC17X1 LPC17X2 LPC17X4 LPC17X5 LPC17X6 LPC17X8

# 9.15.7. IAR-compiler

## 9.15.7.1. Used tools

Tool	Version
Compiler	5.41.2.51793
Linker	5.41.2.51793
Assembler	5.41.2.51793
Workbench	5.6.2.1418

### 9.15.7.2. Compiling and linking

The project file should be opened by double click from the Windows Explorer. Select the target which should be build. Now you can modify BTLCONF.H and rebuild the BTL. The actual BTL will be in one of the EXE-subfolders.

### 9.15.7.3. Additional program modules

File	Explanation
Clean.bat	Removes the compiler output
BTL_LPC17xx.ewd	Project for IAR IDE
BTL_LPC17xx.ewp	((3)
BTL_LPC17xx_V541B.eww	(63)
FLASH.icf	Linker file for debug and release configuration
CPU_ASM_IAR_V5.s	Firmware start code
FLASH.mac	Macro file used to debug the FLASH build

# 9.16. Cortex-M3 STM32F10x

## 9.16.1. Supported CPU's:

STM32F10xx4 STM32F10xx6 STM32F10xx8 STM32F10xxB STM32F10xxC STM32F10xxD STM32F10xxE

## 9.16.2. Memory map



The BTL resides in the bottom sector(s) of CPUs internal FLASH. Since the RESET vector is located in this bank, the BTL is automatically started after RESET.

The application program is moved up in memory by 0x1000 bytes. The application program can be compiled and linked the same way as without BTL; you only have to change the memory location.

## 9.16.3. CPU specific configuration file

The BTL is configured by the BTLCONF. H file. This file is self explaining and may look like the following:

/* CPU and UART specific de	fines */	
#define UPCLOCK	7200000L	// [Hz]
#define UARTSEL	0	// Select UART, STM3210E-EVAL:
		// 0: UART1, 1: UART2
#define UART2_NOT_REMAPPED	1	// On STM3210E-EVAL UART2 is not
		// remapped
#define BAUDRATE	230400L	// Baudrate
<pre>// // Data needs to be program // Greater block size means // #define BTL_WRITE_BLOCK_SIZ //</pre>	med in a mul less overhe E 256	ltiple of 16 bytes. ead by unlock/lock operations.
// Common defines		
//		
#define APPNAME	"BTL STM32F1	10x "DATE " "TIME
#define PASSWORD		
#define BTL_WAIT0_MS	500	/* Wait time after reset */
		/* Before app. is started [ms] */

## 9.16.4. CPU specific configuration parameters:

Parameter	Meaning
UPCLOCK	Microprocessor clock frequency [Hz].
UARTSEL	UART Selection. Should be:
	0: UART 1 on STM3210E-EVAL eval board.
	1: UART 2 on STM3210E-EVAL eval board
UART2_NOT_REMAPPED	Port pins do not need to be remapped to alternate
	function for UART.
BAUDRATE	Baudrate used for serial communication

## 9.16.5. FLASH specific configuration file

The flash area is configured by the FLASH\_Config.h file. This file is self explaining and may look like the following:

```
/* Use BTL.h for the basic type definition */
#include "BTL.h"
/* FLASH specific data types */
#define FLASH_U32 U32
#define FLASH_U16 U16
#define FLASH_U8 U8
/* Define CPU type */
#define STM32F10XXE
/* FLASH selection */
#define FLASH_STM32F10X 1
```

### 9.16.6. FLASH specific configuration parameters:

Parameter	Meaning
FLASH_STM32F10X	Use the STM32F10x flash module.

STM32F10XXE	Select	the	flash	sector	information	for
	STM32F	10xxE	CPUs.			
	Available	e flash	configur	ations are	):	
	STM32F	-10XX4	1			
	STM32F	-10XX6	6			
	STM32F	-10XX8	3			
	STM32F	10XXE	3			
	STM32F	-10XX0	2			
	STM32F	-10XX[	)			
	STM32F	10XXE	Ξ			

# 9.16.7. IAR-compiler

## 9.16.7.1. Used tools

Tool	Version
Compiler	5.50.5.51995
Linker	5.50.5.51995
Assembler	5.50.5.51995
Workbench	5.8.0.1623

## 9.16.7.2. Compiling and linking

The project file should be opened by double click from the Windows Explorer. Select the target which should be build. Now you can modify BTLCONF.H and rebuild the BTL. The actual BTL will be in one of the EXE-subfolders.

## 9.16.7.3. Additional program modules

File	Explanation
Clean.bat	Removes the compiler output
BTL_STM32F10x.ewd	Project for IAR IDE
BTL_STM32F10x.ewp	(C))
BTL_STM32F10x_V5505.eww	<i>((1)</i>
FLASH.icf	Linker file for debug and release configuration
USER.icf	Linker sample file for the user firmware.
CPU_ASM_IAR_V5.s	Firmware start code

# 9.17. Cortex-M3 STM32L15x

## 9.17.1. Supported CPU's:

STM32L15xx6 STM32L15xx8 STM32L15xxB STM32L15xxC STM32L15xxD

## 9.17.2. Memory map



The BTL resides in the bottom sector(s) of CPUs internal FLASH. Since the RESET vector is located in this bank, the BTL is automatically started after RESET.

The application program is moved up in memory by 0x1000 bytes. The application program can be compiled and linked the same way as without BTL; you only have to change the memory location.

## 9.17.3. CPU specific configuration file

The BTL is configured by the BTLCONF. H file. This file is self explaining and may look like the following:

/* CPU and UART specific d	efines */		
#define UPCLOCK	32000000L	/* [Hz]	*/
#define UARTSEL	2	/* select uart	*/
#define BAUDRATE	230400L	/* baudrate	*/
/* Data needs to be programmed in blocks of 256 bytes */ #define BTL_WRITE_BLOCK_SIZE 256			
/* common defines */			
#define APPNAME	"BTL STM32L	15x "DATE " "TIME	
#define PASSWORD			
#define BTL_WAIT0_MS	500	/* Wait time after reset	*/
		/* Before app. is started [ms]	* /

## 9.17.4. CPU specific configuration parameters:

Parameter	Meaning
UPCLOCK	Microprocessor clock frequency [Hz].
UARTSEL	UART Selection. Should be: 2: UART 2 on STM32L152-EVAL eval board
BAUDRATE	Baudrate used for serial communication

## 9.17.5. FLASH specific configuration file

The flash area is configured by the FLASH\_Config.h file. This file is self explaining and may look like the following:

```
/* Use BTL.h for the basic type definition */
#include "BTL.h"
/* FLASH specific data types */
#define FLASH_U32 U32
#define FLASH_U16 U16
#define FLASH_U8 U8
/* Define CPU type */
#define STM32L15XXB
/* FLASH selection */
#define FLASH_STM32L15X 1
```

## 9.17.6. FLASH specific configuration parameters:

Parameter	Meaning	
FLASH_STM32L15X	Use the STM32L15x flash module.	
STM32L15XXB	Select the flash sector information for STM32L15xxB CPUs. Available flash configurations are: STM32L15XX6 STM32L15XX8 STM32L15XXB STM32L15XXC	

# 9.17.7. IAR-compiler

### 9.17.7.1. Used tools

Tool	Version
Compiler	5.50.5.51995
Linker	5.50.5.51995
Assembler	5.50.5.51995
Workbench	5.8.0.1623

### 9.17.7.2. Compiling and linking

The project file should be opened by double click from the Windows Explorer. Select the target which should be build. Now you can modify BTLCONF.H and rebuild the BTL. The actual BTL will be in one of the EXE-subfolders.

### 9.17.7.3. Additional program modules

File	Explanation
Clean.bat	Removes the compiler output
BTL_STM32L15x.ewd	Project for IAR IDE
BTL_STM32L15x.ewp	((3)
BTL_STM32L15x_V5505.eww	41 <b>9</b>
FLASH.icf	Linker file for debug and release configuration
USER.icf	Linker sample file for the user firmware.
CPU_ASM_IAR_V5.s	Firmware start code
# 9.18. Cortex-M3 STM32F20x

# 9.18.1. Supported CPU's:

STM32F20xxB STM32F20xxG

STM32F20xxC STM32F20xxE

STM32F20xxF

#### 9.18.2. Memory map



The BTL resides in the bottom sector(s) of CPUs internal FLASH. Since the RESET vector is located in this bank, the BTL is automatically started after RESET.

The application program is moved up in memory by 0x4000 bytes. The application program can be compiled and linked the same way as without BTL; you only have to change the memory location.

The BTL data area resides at the top of the application sectors.

## 9.18.3. CPU specific configuration file

The BTL is configured by the BTLCONF. H file. This file is self explaining and may look like the following:

/\* CPU and UART specific defines \*/ #define UPCLOCK 12000000L // [Hz] #define UARTSEL 0 // Select UART, STM3220G-EVAL: // 0: UART3 #define BAUDRATE 230400L // Baudrate 11 // Data needs to be programmed in a multiple of 16 bytes. // Greater block size means less overhead by unlock/lock operations. 11 #define BTL\_WRITE\_BLOCK\_SIZE 256 11 // Common defines 11 #define APPNAME "BTL STM32F20x " \_\_\_\_\_DATE\_\_ " " \_\_\_\_TIME\_\_ #define PASSWORD #define BTL\_WAIT0\_MS 500 /\* Wait time after reset /\* Before app. is started [ms] \* /

#### 9.18.4. CPU specific configuration parameters:

Parameter	Meaning	
UPCLOCK	Microprocessor clock frequency [Hz].	
UARTSEL	UART Selection. Should be:	
	0: UART3 on STM3220G-EVAL eval board.	
BAUDRATE	Baudrate used for serial communication	

#### 9.18.5. FLASH specific configuration file

The flash area is configured by the FLASH\_Config.h file. This file is self explaining and may look like the following:

```
/* Use BTL.h for the basic type definition */
#include "BTL.h"
/* FLASH specific data types */
#define FLASH_U32 U32
#define FLASH_U16 U16
#define FLASH_U8 U8
/* Define CPU type */
#define STM32F20XXG
/* FLASH selection */
#define FLASH_STM32F20X 1
```

#### 9.18.6. FLASH specific configuration parameters:

Parameter	Meaning
FLASH_STM32F20X	Use the STM32F20x flash module.
STM32F20XXG	Select the flash sector information for
	STM32F20xxG CPUs.
	Available flash configurations are:
	STM32F20XXB
	STM32F20XXC
	STM32F20XXE
	STM32F20XXF
	STM32F20XXG

# 9.18.7. KEIL MDK ARM-compiler

#### 9.18.7.1. Used tools

Tool	Version
Compiler	5.03.0.69
Linker	5.03.0.69
Assembler	5.03.0.69
uVision	4.71.2.0

#### 9.18.7.2. Compiling and linking

The project file should be opened by double click from the Windows Explorer. Select the target which should be build. Now you can modify BTLCONF.H and rebuild the BTL.

#### 9.18.7.3. Additional program modules

# File

File	Explanation
Clean.bat	Removes the compiler output
BTL_STM32F20x.*	Project for KEIL MDK ARM
FLASH.sct	Linker file for debug and release configuration
USER.sct	Linker sample file for the user firmware.

# 9.19. Cortex-M3 STM32F40x

# 9.19.1. Supported CPU's:

STM32F40xxE STM32F40xxG

# 9.19.2. Memory map



The BTL resides in the bottom sector(s) of CPUs internal FLASH. Since the RESET vector is located in this bank, the BTL is automatically started after RESET.

The application program is moved up in memory by 0x4000 bytes. The application program can be compiled and linked the same way as without BTL; you only have to change the memory location.

The BTL data area resides at the top of the application sectors.

# 9.19.3. CPU specific configuration file

The BTL is configured by the BTLCONF. H file. This file is self explaining and may look like the following:

```
/* CPU and UART specific defines */
#define UPCLOCK
                           16800000L // [Hz]
#define UARTSEL
                            0
                                       // Select UART, STM3240G-EVAL:
                                        // 0: UART3
                                        // Baudrate
#define BAUDRATE
                            230400L
11
// Data needs to be programmed in a multiple of 16 bytes.
// Greater block size means less overhead by unlock/lock operations.
11
#define BTL_WRITE_BLOCK_SIZE 256
11
// Common defines
11
#define APPNAME
                          "BTL STM32F40x " __DATE__ " " __TIME_
#define PASSWORD
#define BTL_WAIT0_MS
                           500
                                       /* Wait time after reset
                                                                          */
                                       /* Before app. is started [ms]
                                                                          */
```

## 9.19.4. CPU specific configuration parameters:

Parameter	Meaning
UPCLOCK	Microprocessor clock frequency [Hz].
UARTSEL	UART Selection. Should be: 0: UART3 on STM3240G-EVAL eval board.
BAUDRATE	Baudrate used for serial communication

# 9.19.5. FLASH specific configuration file

The flash area is configured by the FLASH\_Config.h file. This file is self explaining and may look like the following:

```
/* Use BTL.h for the basic type definition */
#include "BTL.h"
/* FLASH specific data types */
#define FLASH_U32 U32
#define FLASH_U16 U16
#define FLASH_U8 U8
/* Define CPU type */
#define STM32F40XXG
/* FLASH selection */
#define FLASH_STM32F20X 1
```

## 9.19.6. FLASH specific configuration parameters:

Parameter	Meaning
FLASH_STM32F20X	Use the STM32F20x flash module (same for STM32F40x).
STM32F40XXG	Select the flash sector information for STM32F40xxG CPUs. Available flash configurations are: STM32F40XXE STM32F40XXG

# 9.19.7. IAR-compiler

#### 9.19.7.1. Used tools

Tool	Version
Compiler	6.30.6.53336
Linker	6.30.6.53336
Assembler	6.30.6.53336
Workbench	6.30.6.3387

#### 9.19.7.2. Compiling and linking

The project file should be opened by double click from the Windows Explorer. Select the target which should be build. Now you can modify BTLCONF.H and rebuild the BTL. The actual BTL will be in one of the EXE-subfolders.

#### 9.19.7.3. Additional program modules

File	Explanation
Clean.bat	Removes the compiler output
BTL_STM32F40x.ewd	Project for IAR IDE
BTL_STM32F40x.ewp	((3)
BTL_STM32F40x_V6306.eww	2233
FLASH.icf	Linker file for debug and release configuration
USER.icf	Linker sample file for the user firmware.
BTL_CPU_CM3_IAR_V6_ASM.s	Firmware start code

# 9.20. Cortex-M3 Freescale Kinetis K10

#### 9.20.1. Supported CPU's:

K10X32X5	K10X64X5	K10X64X7	K10X128X5
K10X128X7	K10X256X7	K10X512X10	K10X512X12
K10X1M0X12			

#### 9.20.2. Memory map



The BTL resides in the bottom sector(s) of CPUs internal FLASH. Since the RESET vector is located in this bank, the BTL is automatically started after RESET.

The application program is moved up in memory by 0x1800 bytes. The application program can be compiled and linked the same way as without BTL; you only have to change the memory location.

The BTL data area resides at the top of the application sectors.

## 9.20.3. CPU specific configuration file

The BTL is configured by the BTLCONF. H file. This file is self explaining and may look like the following:

```
/* CPU and UART specific defines */
#define UPCLOCK
                           41943040L
                                       // [Hz]
#define UARTSEL
                                        // Select UART: 1: UART1
                            1
#define BAUDRATE
                            230400L
                                        // Baudrate
11
// Data needs to be programmed in a multiple of 16 bytes.
// Greater block size means less overhead by unlock/lock operations.
11
#define BTL_WRITE_BLOCK_SIZE 64
11
// Common defines
11
                           "BTL Kinetis Kxx " __DATE__ " " __TIME_
#define APPNAME
#define PASSWORD
                           .....
#define BTL_WAIT0_MS
                           500
                                       /* Wait time after reset
                                        /* Before app. is started [ms]
```

#### 9.20.4. CPU specific configuration parameters:

Parameter	Meaning
UPCLOCK	Microprocessor clock frequency [Hz].
UARTSEL	UART Selection. Should be: 1: UART1.
BAUDRATE	Baudrate used for serial communication

#### 9.20.5. FLASH specific configuration file

The flash area is configured by the FLASH\_Config.h file. This file is self explaining and may look like the following:

```
/* Use BTL.h for the basic type definition */
#include "BTL.h"
/* FLASH specific data types */
#define FLASH_U32 U32
#define FLASH_U16 U16
#define FLASH_U8 U8
/* Define CPU type */
#define K10X128X5
/* FLASH selection */
#define FLASH_KINETIS_KXX 1
```

# 9.20.6. FLASH specific configuration parameters:

Parameter	Meaning
FLASH_KINETIS_KXX	Use the Freescale Kinetis Kxx flash module.
K10X128X5	Select the flash sector information for Kinetis Freescale K10 CPUs. Available flash configurations are: K10X32X5 K10X64X5 K10X64X7 K10X128X5 K10X128X7 K10X256X7 K10X256X7 K10X512X10 K10X512X12
K10X128X5	Select the flash sector information for Kine Freescale K10 CPUs. Available flash configurations are: K10X32X5 K10X64X5 K10X64X7 K10X128X5 K10X128X7 K10X128X7 K10X256X7 K10X512X10 K10X512X12 K10X1M0X12

# 9.20.7. KEIL MDK ARM-compiler

#### 9.20.7.1. Used tools

Tool	Version
Compiler	5.03.0.69
Linker	5.03.0.69
Assembler	5.03.0.69
uVision	4.71.2.0

#### 9.20.7.2. Compiling and linking

The project file should be opened by double click from the Windows Explorer. Select the target which should be build. Now you can modify BTLCONF.H and rebuild the BTL.

#### 9.20.7.3. Additional program modules

File	Explanation
Clean.bat	Removes the compiler output
BTL_Kinetis_Kxx.*	Project for KEIL MDK ARM
FLASH.sct	Linker file for debug and release configuration
USER.sct	Linker sample file for the user firmware.

# 10. Index

#### A

APPNAME	28
ARM AT91M40800	74
ARM LPC2XXX	87
ATMEL ATmega128	90

#### B

67,
94,
13,
.28
.29
.29
.29
.28

# С

COM Port	18
Command line options	16
Configuration	28
Configuring	25
CPU.c	34
CPU_Exit	34
CPU_GetName	34
CPU_Init	34
CPU_Poll	34
CPU_StartApplication	35
CPUTYPE	72

# E

Edit Menu	.13
Erasing memory	.19
External flash	.41

# F

## Η

HEXLoad .....12

# I

IAR-compiler .51, 56, 60, 61, 64, 65, 68, 69, 73, 77, 80, 83, 86, 92, 95, 98, 101, 105, 108, 111, 114, 117 Installation of HEXLoad.......12 Interrupts .......45

# K

KEIL-compiler......89

# M

Memory map	26
Menu items	13
Mitsubishi M16C	48
Mitsubishi M16C65	54
Mitsubishi M32C	57
Modules28	3, 31, 33

## N

NC30-compiler	52
NCRT0_USER.A30	52

# 0

Options Menu	1	5	)
Overview	1	1	

# Р

PC-program	12
Porting	34
Programming	19

## R

Renesas R32C.....62, 66, 71

#### S

SECT30	USER.INC .	52
Start BTL	-	19

# T

Target Menu	14
TASKING-compiler	53

## U

UART.c
UART Exit 37
LIADT Init 27
UAR I_IIII
UART_Poll
UART Send1
UARTSEL50, 55, 59, 63, 67, 72,
76, 79, 82, 85, 88, 91, 97,
100, 103, 107, 110, 113, 116
UPCLOCK50, 55, 59, 63, 67, 72
76, 79, 82, 85, 88, 91, 94, 97,
100, 103, 107, 110, 113, 116
Updater21
USER.c
USER.xcl51, 56, 60
USER_Exit40
USER_Init40
User M16C TASKING.pjt 53
User_M16C_TASKING.psp53
USER Poll

# V

Validate	20
Verify	20
Version	3
View Menu	14