LOGIC Emulation Source

User Guide DN8000K10

LOGIC EMULATION SOURCE

DN8000K10 User Manual Version 1

Print: February 3, 2009

© The Dini Group

7469 Draper Ave.
La Jolla, CA92037
Phone 858.454.3419 • Fax 858.454.1728
support@dinigroup.com
www.dinigroup.com

Table of Contents

	ABOUT THIS MANUAL	9
1	MANUAL CONTENTS	10
Abou	out this Manual	10
Quic	ck Start Guide	10
Cont	ntroller (USB) Software Guide	10
Boar	rd Hardware Description	10
Refe	erence Design Guide	10
FPG.	GA Design Guide	10
Orde	lering Information	10
2	ADDITIONAL RESOURCES	10
_		
3	CONVENTIONS	
3.1	Typographical	13
3.2	Content	
	2.1 File names	
	2.3 Part Pin Names	
3.2	2.4 Schematic Clippings	
3.2	2.5 Media card interface	14
	2.6 Config FPGA	
	2.7 Terminology	
	2.8 FPGA Numbering	
Q	QUICK START GUIDE	16
1	PROVIDED MATERIALS	16
2	ESD WARNING	17
3	POWER-ON INSTRUCTIONS	18
3.1	Check Power Jumper	18

3.2	Memory and heat sinks	19
3.3	Prepare configuration files	20
3.4	Connect cables	22
3.5	Power on	22
3.6	Check Power indicator LEDs	23
3.7	View configuration feedback over RS232	22
3.7 3.7		
3.7		
3.7		26
3.7	7.4 User Serial port	27
3.8	Check LED status lights	28
4	USING THE USB CONTROLLER PROGRAM	29
4.1	Operating the USB controller program	30
4.2	Using AETEST to run hardware tests	32
4.2		
4.2		
5	BOARD CONTROLS	35
6	MOVING ON	36
<u> </u>		
C	ONTROLLER SOFTWARE	37
1	USB CONTROLLER	37
1.1	Visual display	38
1.2	Log window	38
1.3	Menu Options	38
1.3	-	
1.3		
1.3		
1.3	e	
1.3 1.3		
1.3	e	
2	AETEST	AA
2.1	Running AETEST	45
2.2	Compiling AETEST	45

3	UPDATING THE DN8000K10 FIRMWARE	45
3.1	Updating the MCU (flash) firmware	46
3.2	Updating the Configuration FPGA (PROM) firmware	47
4	PROGRAMMER'S GUIDE	50
4.1	Cypress CY7C68013A	51
4.2 4.2.	Configuration FPGA	
4.3	Vendor Request List	54
4.4 4.4.	USB Reference Design Control	
4.4.3 4.4.3	2 Configuration	56
Н	ARDWARE	
1	OVERVIEW	57
2	CONFIGURATION CIRCUIT	58
2.1	Overview	58
2.2	Configuration Options	
2.2.2	1	
2.2.3	e	
2.2.4	4 IDE (Remote Compact Flash)	65
2.2.5	5 USB	66
2.3	The Configuration FPGA	66
2.3.	1 Coming 11 Coming and accommendation	
2.3.2		
2.3.4		
2.3.		
2.3.0		
2.3.	7 LEDs	72
2.3.8		
2.3.9		
	FPGA configuration Process	
2.4	•	
2.5	MCU	
2.5.		
2.5.		
2.5.4		
2.5.	7 1	
2.5.0	7 1	
2.5.	7 USB	81

2.5.	8 CompactFlash	84
3	CLOCKING	85
3.1	Global Clocks	87
3.1.	.1 ICS 8442 Phases	88
3.1.	\- B I/	
3.1.	3 DIV Clocks	90
3.1.	4 User Clock	91
3.2	Reference Clock	92
3.3	Daughter card clocks	92
3.4	FPGA clock banks	94
3.5	Expansion CLPD	94
3.5.		
4	RESET TOPOLOGY	96
•		
4.1	Reset Configuration	96
5	POWER	98
5.1	Switching power supplies	101
5.2	Secondary Power Supplies	102
5.2.	* **	
5.2.		
5.2.	3 Optical Module Power	104
5.2.	4 VBATT	105
5.3	Power distribution	107
5.3.		
5.3. 5.3.	71 8	
3.3.		
5.4	Cooling	108
6	FPGA INTERCONNECT	110
6.1	High speed Serdes support	110
6.2	Main Bus	113
7	FPGA DRAM MEMORY INTERFACE	115
7.1	Clocking	115
7.2	Signaling	
7.2.		
7.2.	2 Source-synchronous clocking	116
7.3	SODIMM Power supply	116
7.4	Alternate Memory modules	117

8	DAUGHTER CARD INTERFACE	118
8.1	Daughter card Physical	119
8.1.1		119
8.1.2		
8.1.3	e e	
	Daughter Card Electrical	
8.2.1	8	
8.2.2	, - ,	
8.2.3		
8.2.4		
8.2.5		
8.2.6	· · ·	
8.2.7	VCCO bias generation	126
8.3	Daughter card Types	127
8.3.1		
8.3.2		
8.3.3	**	
9	LEDS	129
10	MGT SERIAL RESOURCES	134
10.1	RocketIO	134
10.2	RocketIO signaling	135
10.2	NOCKCI O Signatura	133
10.3	RocketIO Clock Resources	
10.3.	······································	
10.3.	- 3	
10.3.		
10.3.		
10.3.	5 XFP REFCLK	143
10.4	MGT Power network	143
10.4.		
10.4.	2 FX CES2 power supplies	145
10.5	Connections	145
10.5.		
10.5.		
10.5.	- P	
10.5.		
10.5.	1	
10.5.		
10.5.		
10.5.	1	
10.5.	e e e e e e e e e e e e e e e e e e e	
11	FPGA SYSTEM MONITOR/ADC	158
12	MECHANICAL	160
. 4	III CONTRACTOR IN THE CONTRACT	100
12.1	Overview.	160
12.2	Rasa Plata	160

13	TEST POINTS AND CONNECTORS	162
13.1	Test points	162
13.2	Connectors	164
T	HE REFERENCE DESIGN	168
1	EXPLORING THE REFERENCE DESIGN	168
1.1	What is the Reference Design?	168
1.2	Running the Reference Design	
1.2 1.2	· · · · · · · · · · · · · · · · · · ·	
1.2	8	
1.2		
1.3	Compiling the Reference Design (Windows)	174
1.3		
1.3		
1.3	3.3 The Build Utility: Make.bat	176
2	IMPLEMENTATION DETAILS	177
2.1	Main Test	177
2.2	RocketIO V4 Test	179
2.3	LVDS Test	180
2.3		
3	ADDRESS MAPS	181
2.1	Memory Space	101
3.1 3.1		
3.2	Main Bus Signaling	185
	DDEDING INFORMATION	
U	RDERING INFORMATION	188
1	FPGA OPTIONS	188
1.1	FPGA F0, F12	188
1.2	FPGA F1, F2, F3, F4, F5, F6, F7, F8, F9, F10, F11, F13, F14, F15:	188
1.3	Configuration FPGA:	189
2	MULTI-GIGABIT SERIAL OPTIONS	189


2.1	Seri	al Clock Crystals	189
3	OP.	FIONAL EQUIPMENT	189
3.1	Rac	k mount Chassis	189
3.2	Dau	ghter cards	190
4	тні	RD PARTY EQUIPMENT	191
5	CO	MMON PROBLEMS	192
5.1.	1	Simulation Does not match Synthesis	192
5.1.2	2	XST is giving errors because it cannot find virtex4.v or resync.v	193
5.1.3 not 6	3 exist	Signal name[0] exists in my code, but place and route MAP step complains the signal name[0] from my uct 193	f file does
5.1.4	4	Certify fails because the ports on my Virtex 4 do not match the specified part	193
5.1.	5	The DN8000K10 cannot read my SmartMedia card. The RS232 port prints: Bad SM card format	193
5.1.0		There is a lot of deterministic jitter (DJ) on my RocketIO channel	193
5.1.	7	There is a lot of deterministic jitter (DJ) on my RocketIO clock signals	
5.1.8	8	My design works correctly in all the FPGAs except for one	
5.1.9	-	RocketIO is getting a high bit error rate	
5.1.	10	RocketIO is not working	194
5.2		nmon Questions	
5.2.	-	Where are all of the debug pins	
5.2.2		Where can get the daughter card connectors?	
5.2.3		Can I use two Dini Products at the same time?	
5.2.4	-	Do you provide a board description file for?	
5.2.	5	Where is the VHDL reference design?	194



About this Manual

Welcome to DN8000K10 Logic Emulation Board

Congratulations on your purchase of the DN8000K10 LOGIC Emulation Board. If you are unfamiliar with Dini Group products, you should read Chapter 2, Quick Start Guide to familiarize yourself with the user interfaces the DN8000K10 provides.



DN8000K10

Manual Contents

About this Manual

List of available documentation and resources available. Reader's Guide to this manual

Quick Start Guide

Step-by-step instructions for powering on the DN8000K10, loading and communicating with a simple provided FPGA design and using the board controls.

Controller (USB) Software Guide

A summary of the functionality of the provided software. Implementation details for the remote USB board control functions and instructions for developing your own USB host software.

Board Hardware Description

Detailed description and operating instructions of each individual circuit on the DN8000K10

Reference Design Guide

Detailed description of the provided DN8000K10 reference design. Implementation details of the reference design interaction with DN8000K10 hardware features.

FPGA Design Guide

Information needed to use the DN8000K10 with third-party software, including Xilinx ISE, Certify, and Identify. Some commonly asked questions and problems specific to the DN8000K10

Ordering Information

Contains a list of the available options and available optional equipment. Some suggested parts and equipment available from third party vendors.

2 Additional Resources

For additional information, go to http://www.dinigroup.com. All of the electronic information provided on the User CD is updated frequently; your User CD contains the latest files available at the time your board was shipped.

Resource	Description	
DN8000K10 User Guide	This is your first source of technical information.	

Resource	Description
DN8000K10 User Guide appendicies	The appendicies are distributed with the User Guide on the user CD and are available from the Dini Group website: www.dinigroup.com
	PIN_OTHER – Pin-to-pin connection information for Daughter cards, clocks, memory modules, Multi-gigabit transceivers (MGT), LED and Main Bus
	PIN_DIAG – Pin-to-pin connections for inter-FPGA interconnect "Diagonal" connections.
	PIN_HORIZ - Pin-to-pin connections for inter-FPGA interconnect "Horizontal" connections.
	PIN_VERT - Pin-to-pin connections for inter-FPGA interconnect "Vertical" connections.
	Schematics.pdf – Abbreviated schematics of the DN8000K10. The PDF file can be searched for net names and part numbers using the PDF search.
	ASSY_TOP.pdf – A drawing of the DN8000K10 top side showing part placement
	ASSY_BOT.pdf – A drawing of the DN8000K10 bottom side, reversed, showing part placement
	DRILL.pdf – A drawing showing the DN8000K10's phystical dimensions and mounting hole locations
DN8000K10 document library	Datasheets for all parts used on the DN8000K10, Application notes providing implementation suggestions, design documents, specifications of implemented interfaces
	Xilinx Virtex 4 User Guide (UG70)
	Xilinx RocketIO User Guide
	Xilinx Virtex 4 Errata
DN8000K10 reference design	Example code for the DN8000K10 showing how to implement memory controllers, RocketIO, etc. The design is provided both as source, and as compiled bit file configuration streams for use with the FPGAs installed on your board.
	Constrain (.ucf) files are included specifying pin outs, IO standards, and location constraints. You should modify and

Resource	Description	
	use these constaint files for your own design.	
Dini Group website	The web page will contain the latest manual, application notes, FAQ, articles, and any device errata and manual addenda. Please visit and bookmark: http://www.dinigroup.com	
E-Mail technical support	You may direct questions and feedback to the Dini Group using the following e-mail address: support@dinigroup.com	
Phone technical support	Call us at 858.454.3419 during the hours of 8:00am to 5:00pm Pacific Time.	

3 Conventions

This document uses the following conventions. An example illustrates each convention.

3.1 Typographical

The following typographical conventions are used in this document:

Convention	Meaning or Use	Example
Courier font	Messages, prompts, and program files that the system displays	speed grade: - 100
Courier bold	Literal commands that you enter in a syntactical statement	ngdbuild design_name
	Commands that you select from a menu	File → Open
Garamond bold	Keyboard shortcuts	Ctrl+C
	Variables in a syntax statement for which you must supply values	ngdbuild design_name
	References to other manuals	See the <i>Development System Reference Guide</i> for more information.
Italic font	Emphasis in text	If a wire is drawn so that it overlaps the pin of a symbol, the two nets are <i>not</i> connected.
Braces []	An optional entry or parameter. However, in bus specifications, such as bus[7:0], they are required.	ngdbuild [option_name] design_name
Braces { }	A list of items from which you must choose one or more	lowpwr = {on off}
Vertical bar	Separates items in a list of choices	$lowpwr = \{on \mid off\}$
Vertical ellipsis	Repetitive material that has been omitted	IOB #1: Name = QOUT'
-		IOB #2: Name = CLKIN'
-		-
-		-
Horizontal ellipsis	Repetitive material that has been omitted	allow block block_name
		loc1 loc2 locn;
Prefix "0x" or suffix "h"	Indicates hexadecimal notation	Read from address 0x00110373, returned 4552494h
Letter "#" or "_n"	Signal is active low	INT# is active low
		fpga_inta_n is active low

3.2 Content

3.2.1 File names

Paths to documents included on the User CD are prefixed with "D:\". This refers to your CD drive's root directory.

3.2.2 Physical orientation and Origin

By convention, the board is oriented as show on page 3, with the "top" of the board being the edge near FPGAs F0, F1, F2 and F3. The "bottom" is near FPGAs F12, F13, F14 anf F15. The "right" edge is near the USB and CompactFlash sockets, the "left" side is the side with the SMA connectors. "topside" refers to the side of the PWB with FPGAs soldered to it, "backside" is the side with the daughtercard connectors. The reference origin of the board is the lower left-hand corner of the board.

3.2.3 Part Pin Names

Pin names are given in the form XY.Z. X is one of: U for ICs, R for resistors, C for capacitors, P or J for connectors, FB or L for inductors, TP for test points, MH for mounting structures, FD for fiducials, BT for sockets, DS for diodes, F for fuses, HS for mechanicals, PSU for power supply modules, Q for discreet semiconductors, RN for resistor networks, X for oscillators, Y for crystals. Y is a number uniquely identifying each part from other parts of the same X class on the same PWB. Z is the pin or terminal number or name, as defined in the datasheet of the part. Datasheets for all standard and optional parts used on the DN8000K10 are included in the Document library on the provided User CD.

3.2.4 Schematic Clippings

Partial schematic drawings are included in this document to aid quick understanding of the features of the DN8000K10. These clippings have been modified for clarity and brevity, and may be missing signals, parts, net names and connections. Unmodified Schematics are included in the User CD document library as *Appendix Schematics*. Please refer to this document. Use the PDF search feature to search for nets and parts.

3.2.5 Media card interface

There are three Media card interfaces that can be used to configure FPGAs on the DN8000K10: CompactFlash, SmartMedia and IDE. IDE is intended to be used with a CompactFlash-to-IDE adapter module, like the one mounted on the face panel of the optional DN8000K10 chassis. The instructions for using all three interfaces are identical. See *Hardware: Configuration: CompactFlash* section. In this manual the all of the media card interfaces are referred to as "CompactFlash".

3.2.6 Config FPGA

Some Dini Group documentation refers to the Configuration FPGA as Spartan. The configuration FPGA on the DN8000K10 is an LX40 or LX80 Virtex 4 FPGA.

3.2.7 Terminology

Abbreviations and pronouns are used for some commonly used phrases.

Host is the DN8000K10, as opposed to a daughter card connected to it.

MCU is the Cypress FX2 Microcontroller, U200

MGT and **RocketIO** are used interchangeably. MGT is multi-gigabit transceiver. RocketIO is the Xilinx trademark on their multi gigabit transceiver hardware.

FPGA array include all of the 16 user-programmable Virtex 4 FPGAs on the DN8000K10. These are F0-F15

3.2.8 FPGA Numbering

The Virtex 4 FPGAs are named from the top left in a row major order,

F0, F1, F2, F3,

F4, F5, F6, F7,

F8, F9, F10, F11,

F12, F13, F14, F15

The configuration FPGA may be referred to in some cases as F16. For historical reasons, in some documentation, namely the reference design source code, the FPGAs may be lettered rather than numbered, where F0 is A, F1 is B... F15 is P.

Quick Start Guide

The Dini Group DN8000K10 is the biggest general-purpose FPGA system available using the Xilinx Virtex 4 FPGA. The built-in configuration circuitry makes configuration management very easy. However, due to the number of features and flexibility of the board, it will take some time to become familiar with all the control and monitor interfaces equipped on the DN8000K10. Please follow this quick start guide to become familiar with the board before starting your logic emulation project.

1 Provided materials

Examine the contents of your DN8000K10 kit. It should contain:

- DN8000K10 board mounted on metal base plate
- EPS Power supply
- One 128MB CompactFlash card with reference design
- USB CompactFlash/SmartMedia card reader
- RS 232 IDC header cable to female DB9
- 6 Foot computer serial cable
- USB cable
- CD ROM containing
 - Virtex 4 Reference Design source code and .bit files
 - User manual, FPGA pin list in excel format
 - Datasheets for all parts on the DN8000K10
 - Board Schematic PDF
 - USB controller program (usbcontroller.exe)

- Reference design driver program (Aetest_usb.exe)
- Source code for USB controller program, DN8000K10 firmware, USB drivers

2 ESD Warning

The DN8000K10 is sensitive to static electricity, so treat the PCB accordingly. The target market for this product are engineers that are familiar with FPGAs and circuit boards. However, if needed, the following web page has an excellent tutorial on the "Fundamentals of ESD" for those of you who are new to ESD sensitive products:

http://www.esda.org/basics/part1.cfm

The DN8000K10 is shipped in a metal carrier case designed to protect the board from physical and electrical damage. When you handle the DN8000K10, contact the handles of the carrier to ground yourself before touching the PWB.

The 300 and 400-pin connectors are not 5V tolerant. According to the Virtex 4 datasheets, the maximum applied voltage to these signals is VCCO + 0.5V (3.0V while powered on). On the DN8000K10, FPGA IO signals directly drive connectors and other exposed nets on the PWB. Be especially careful when working with cables and connectors.

3 Power-On Instructions

In the following sections, you will need to know the location of the following DN8000K10 features.




Figure 1

3.1 Check Power Jumper




The DN8000K10 can be installed in an optional chassis with a remote power-on switch. When not installed in its chassis, the remote control connector needs to have a jumper installed on its power-on signal. This jumper is installed before the DN8000K10 is shipped. Check the jumper installed in P203 pin 3 to pin 4. This jumper connects the EPS power supply PSON signal to GND.

3.2 Memory and heat sinks

There should be an active heatsink installed on each FPGA on the DN8000K10. Virtex 4 FPGAs are capable of dissipating 15W or more, so you should always run them with heat sinks installed. There is a fan 12V power connector next to each FPGA for an active heatsink.

The DN8000K10 comes packaged without memory installed. If you want to use the Dini Group reference design to test your memory modules, you can install them now in the 1.8V DDR2 DIMM sockets.



The socket DIMM0 is connected to FPGA F1. DIMM1 is connected to FPGA F2. DIMM2 is connected to FPGA F13. DIMM3 is connected to FPGA F14.

The socket can accept any capacity DDR2 SODIMM module. Note that DDR1 modules will not work in these slots since DDR1 requires a completely different pin-out. For other memory options for the DN8000K10, see *Ordering Information: Optional Equipment: Memory*.

FPGAs are numbered in a row-major order, from F0 to F15. By convention, Dini Group references board dimensions as shown above. The top of the board is near FPGAs F0-F3 and the left of the board is near FPGAs F0, F4, F8, F12 and the RocketIO connectors.

Since F0 and F12 are both Virtex 4 FX family parts, they are also referred to as "FX0" and "FX1" respectively.

3.3 Prepare configuration files

The DN8000K10 reads FPGA configuration data from a CompactFlash card. To program the FPGAs on the DN8000K10, FPGA design files (with a .bit file extension) put on the root directory of the CompactFlash card file using the provided USB media card reader. The DN8000K10 ships with a 128MB CompactFlash card preloaded with the Dini Group reference design. This card is labeled "DN8000K10 Ref Design". You can skip the "prepare config files" step if you wish. Just use the preloaded Ref Design card. Also note that there is a SmartMedia card interface on the DN8000K10 that behaves identically to the CompactFlash interface.

1. Insert a blank 128MB CompactFlash card (provided) into your USB card reader. If you have fewer than 16 FPGAs on your DN8000K10, you may be able to use a lower capacity card. The only supported file system is FAT16. (This is the standard file format for CompactFlash)



Figure 3

- Copy a configuration stream file (with a .bit file extension generated by the Xilinx tool bitgen) for each of the 16 Virtex 4 FPGAs on to the Compact Flash card. The compiled .bit files of the Dini Group DN8000K10 reference design are provided on the User CD in the directory
 - D:\FPGA Programming Files\Standard_Reference_Design
 There are provided programming files for all types of supported FPGAs, you must select the ones that are compiled for the FPGAs on your board.
 - For more information about generating configuration streams, see FPGA Design Guide and Hardware: Configuration Section
- 3. Create a file on the root of the Compact Flash card called main.txt. The main.txt file contains instructions for the configuration circuitry of the DN8000K10. It also contains settings required by the reference design to work properly like clock frequencies and main bus enable. See *Hardware: Configuration Section: Compact Flash* for a detailed description of the available main.txt file commands.

4. Copy the following text into main.txt and save. Eject the Compact Flash card.

Default Main.txt file contents:

```
//main.txt use with DN8000K10 reference design
verbose Level: 2
sanity check: y
8442 PHO CLOCK FREQUENCY:
                             150MHz
8442 PH1 CLOCK FREQUENCY:
                             200MHz
8442 PH2 CLOCK FREQUENCY: 66MHz
8442 REF CLOCK FREQUENCY: 200MHz
PH2 DIVIDE BY: 2^1
GCLKO SELECT: 8442 // 350MHz
GCLK1 SELECT: 8442 // 200MHz
GCLK2 SELECT: DIV // 66MHz / 2 = 33MHz
// configure all 16 FPGAs
FPGA 0: fpga_f0.bit
FPGA 1: fpga_f1.bit
FPGA 2: fpga_f2.bit
FPGA 3: fpga_f3.bit
FPGA 4: fpga_f4.bit
FPGA 5:
        fpga_f5. bi t
        fpga_f6. bi t
FPGA 6:
FPGA 7: fpga_f7.bit
FPGA 8: fpga_f8.bit
FPGA 9: fpga_f9.bit
FPGA 10: fpga_f10. bi t
FPGA 11: fpga_f11.bit
FPGA 12:
FPGA 13:
          fpga_f12. bi t
          fpga_f13. bi t
FPGA 14:
          fpga_f14. bi t
FPGA 15: fpga_f15.bit
DGCLK0 Select: DC0 62.5MHz// or DC1
DGCLK1 Select: DC2 250Mhz // or DC3
DGCLK2 select: DC5 // or DC6,
DGCLK3 select: DC7 // or DC8,
//end
```

Figure 4

5. Insert the CompactFlash card labeled "Reference Design" into the DN8000K10's CompactFlash (CF) slot. If the DN8000K10 is in a chassis, there is a remote CF slot on the faceplate of the chassis.

3.4 Connect cables



The configuration circuitry can accept user input to control FPGA configuration or provide feedback during the configuration process. The configuration circuitry IO can also be used to transfer data to and from the user design. This can be done over USB with the provided software, or over RS232 with a serial port terminal.

- 1. Use the provided ribbon cable to connect the MCU RS232 port (P204) to a computer serial port to view feedback from the configuration circuitry during FPGA configuration. Using the cables provided, the red stripe on the cable indicates pin one. Pin one is labeled "TX" on P204.
- Run a serial terminal program on your PC. Windows XP users can use Microsoft's HyperTerminal

Start->Programs->Accessories->Communications->HyperTerminal however we recommend using a good terminal program such as SecureCRT (Vandyke.com). Make sure the computer serial port is configured with the following options:

- -Bits per second: 19200
- -Data bits: 8
- -Parity: None
- -Stop Bits: 1
- -Flow control: None
- -Terminal Emulation: VT100 (or none)
- 3. Connect a USB cable (provided) to connect the DN8000K10 to a Windows XP computer. Older Windowses may work, but are not supported. Use connector J203 on the DN8000K10, or if it is installed in a chassis, you can use the remote USB power on the faceplate of the chassis.
- 4. Connect power supply cables. If you are using an EPS power supply (provided) connect all three power connectors (4, 8 and 24 pin) to P202, P201, and P200. If the DN8000K10 is installed in its chassis, use the red power switch on the faceplate to power on the DN8000K10. If you are operating without the chassis, a jumper must be installed on P203 pin 3 to pin 4, or the EPS power supply will not turn on. There is no power switch on the supplied power supply, so the DN8000K10 will power on immediately after you plug it in. You can also use a standard ATX power supply for the DN8000K10. See *Hardware: Power*

3.5 Power on

If the board is in a chassis, you can use the front panel "POWER" switch to turn on the DN8000K10. If the board is not in a chassis you must use the power supply's on/off switch to control the DN8000K10 power. When using the supplied EPS power supply without the

chassis, the DN8000K10 is always powered on as long as a jumper is installed on P203. Use a wall switch or install a toggle switch on the power supply to control power.

When the DN8000K10 powers on, it automatically loads Xilinx FPGA design files (ending with a .bit extension), found on the CompactFlash card in the CompactFlash slot into the FPGAs. See *Hardware: Configuration* for a detailed description of the boot-up process.

3.6 Check Power indicator LEDs

The DN8000K10 monitors all power rails on the board for under voltage. If any of the power supplies are not above their threshold voltages, then the board will be held in reset. Each power rail has a green LED indicator next to the power supply generating that voltage. If your board is held in reset, check these LEDs to see which power supply is failing. A complete list of LEDs on the DN8000K10 is listed in the *Hardware: LEDs* section.

If your board is being held in reset, a ref LED, DS 17 will flash. This LED is located near the upper right-hand side of the board.

3.7 View configuration feedback over RS232

As the DN8000K10 powers on and the configuration circuitry reads configuration instructions from the CompactFlash card, your RS232 terminal (connected to the serial connector on the Chassis, or directly to the connector P204) will display useful information about the Configuration process. If your Dini Group product ever fails to configure an FPGA, this is the best place to look for diagnostic information.

3.7.1 Watch startup sequence over RS232

The following is a capture from a successful configuration.

RS232 Output	Description of Output
FPGAS STUFFED 00 01 04 05	The MCU is pre-programmed with the optional equipment that is installed on your DN8000K10.
8442 INPUT FREQUENCIES PH0: 25.0 PH1: 16.0 PH2: 14.318 FX0_0: 25.5 FX0_1: 25.0 FX1_0: 25.5 FX1_1: 25.0 CF CTRL = 0xC0	
SMART MEDIA CARD DETECTED Reading SM info SMART MEDIA INFO MAKER ID: EC DEVICE ID: 75 SIZE: 32 MB	The MCU searches the media card slots, Compact Flash, Smart Media and IDE (Remove chassis CompactFlash). If a media card is plugged into one of these slots, the Configuration circuit reads the card and follows the configuration commands on it. If the MCU cannot detect your SmartMedia card, make sure you have not reformatted the card using Windows. If you need to reformat a

```
-- FILES FOUND ON SMART MEDIA CARD
                                                    SmartMedia card, use the utility included on the user CD.
  FPGA F0.BIT
                                                    By default, the Configuration circuit reads a file named "Main.txt" on
  FPGA F1.BIT
                                                    the media card for configuration commands.
  FPGA F4.BIT
  FPGA F5.BIT
  MAIN~1.TXT
  MAIN.TXT--
-- OPTIONS --
  Message level set to: 2
  Sanity check option for bit files: ON
                                                    The global clocks (G0CLK, G1CLK, G2CLK, REFCLK) are
  Setting 8442 PHO CLOCK FREQUENCY to 100
                                                    frequency-configurable. The binary sequence M represents the
  M \text{ val} = 0 \times 0010 \text{ N val} = 0 \times 0004
                                                    multiplication applied to the installed crystal. The N represents the
  Setting 8442 PH1 CLOCK FREQUENCY to 100
                                                    division applied. See the Hardware: Clocking for details.
  M \text{ val} = 0 \times 0019 \text{ N val} = 0 \times 0004
  Setting 8442 PH2 CLOCK FREQUENCY to 100
                                                    FPGA pin assignments for clocks are found in the appendix
  M \text{ val} = 0 \times 001 \text{C N val} = 0 \times 0004
                                                    PINS_OTHER
  PH CLK DIVIDE VALUE: PH0 = 2
  PH CLK DIVIDE VALUE: PH1 = 2
  PH CLK DIVIDE VALUE: PH2 = 2
  GCLK: 0 MUX = DIV
  GCLK_MUX_SEL = 2AGCLK: 1 MUX = DIV
  GCLK_MUX_SEL = 2AGCLK: 2 MUX = DIV
   -- CONFIGURATION FILES --
     FPGA 0: FPGA F0.BIT
     FPGA 1: FPGA F1.BIT
                                                    The MCU reads the configuration stream file assignments to each
     FPGA 4: FPGA_F4.BIT
                                                    FPGA.
     FPGA 5: FPGA_F5.BIT
******CONFIGURING FPGA 0********
-- Performing Sanity Check on Bit File -
                                                    Before configuring an FPGA, the configuration circuit (MCU) reads
                                                    the header information in the .bit file. If the target device in the
-- BIT FILE ATTRIBUTES --
                                                    header does not match the FPGA type on the board, the
FILE NAME: FPGA_F0.BIT
                                                    configuration stream is rejected, and the MCU prints and error
FILE SIZE: 00280F9A bytes
                                                    message. This check can be disabled using the sanity check:n option.
PART: 4vfx60ff1152
                                                    See the Hardware:Configuration:Media card section for more
DATA: 2005/11/09
                                                    information on this command.
TIME: 19:14:01
Sanity check passed
                                                    The MCU is configuring FPGA 0 according to instructions in
MAIN.TXT
..DONE WITH CONFIGURATION OF FPGA: 0
******CONFIGURING FPGA: 1********
-- Performing Sanity Check on Bit File -
                                                    The MCU is configuring FPGA F1 according to instructions in
                                                    MAIN.TXT
-- BIT FILE ATTRIBUTES --
FILE NAME: FPGA F1.BIT
FILE SIZE: 003A943B bytes
PART: 4vlx100ff151319:42:39
DATA: 2005/11/09
TIME: 19:42:39
```

```
Sanity check passed
.DONE WITH CONFIGURATION OF FPGA: 1
DN8000k10 MAIN MENU (Nov 11 2005
15:48:09)
                                              This is the DN8000K10 main menu. A discussion of the available
1.) Configure FPGAs using "MAIN .TXT"
                                              commands are given later this section.
2.) Interactive configuration menu
3.) Check configuration status
4.) Change MAIN configuration file
5.) List files on Smart Media
6.) Display Smart Media text file
z) READ FROM FLASH REGISTER
x) WRITE TO FLASH REGISTER
v) READ SECTOR
w) READ SECTORS (starting at 0)
o) SEACH FOR MB RECORD
r) RESET FLASH
g.) Display FPGA Temperatures
h.) Set FPGA Temperature Alarm Threshold
  ENTER SELECTION: v
```

Figure 5

You should see the DN8000K10 MCU main menu. If the reference design is loaded in the Virtex 4 FPGAs, then you should see the above on your terminal. Try pressing **3** to see if the configuration circuit was successful in programming the FPGAs.

Figure 6

You can verify each FPGA has been successfully configured with a design by looking at the green LED labeled F_ DONE next to each FPGA. F0 DONE is DS46. Each green LED is lit when the FPGA next to it is successfully configured. This LED is controlled by the DONE signal of the Virtex 4 SelectMap interface. See the *Virtex 4 User Guide*.

3.7.2 Interactive configuration

You can save multiple design configuration files for each FPGA on a single CompactFlash card, and use the serial interface's interactive configuration menu to select which .bit file to use on each FPGA. Select menu option 2.

```
-=-= INTERACTIVE CONFIGURATION MENU =-=-
HOLD DONES = 0x02 BITS_1 = 0x12

1) Select bit files to configure FPGA(s)
2) Set verbose level (current level = 2)
3) Enable sanity check for bit files
```

```
M) Main Menu

Enter Selection: 1

CF CTRL = 0xC0

SMART MEDIA CARD DETECTED

Reading SM info

Please choose an FPGA to configure (hit Q to quit) 0, 1, 4, 5: 0

-=-= Select Bit File for FPGA 0 =-=-

0) FPGA_F0.BIT

1.) FPGA_F1.BIT

2.) FPGA_F4.BIT

3.) FPGA_F5.BIT

Q) quit
Enter selection: 0

FPGA_F0.BIT
```

Figure 7

From the Interactive Configuration Menu select option 1, then select a bit file on the CompactFlash card that you would like to use for FPGA F0.

You can also automate this by writing multiple configuration .txt files with alternate configuration settings and use the RS232 menu to select among them. DN8000K10 main menu option

4.) Change Main Configuration File allows this.

3.7.3 Read temperature sensors

The DN8000K10 is equipped with temperature sensors to measure and monitor the temperature on the silicon die of the Virtex 4 FPGAs. If the internal temperature of any FPGA increases beyond a set threshold, the FPGA will become de-configured to protect the FPGA from potential damage, and to warn the user.

According to the Virtex 4 datasheet, the maximum recommended operating temperature of the die is 85°C. If the DN8000K10's FPGA monitor circuit measures by default sets its reset threshold to 80°C.

If the DN8000K10 is resetting due to temperature overload, you can use the temperature monitor menu to measure the current junction temperature of each FPGA.

```
ENTER SELECTION: g
-- FPGA TEMPERATURES (Degrees Celsius [+/- 4]) --
F0 29
-- Set FPGA Temperature Alarm Threshold --
  (degrees C, decimal values, range [1-127]): 85
Old Threshold: 80
New Threshold: 85
Threshold Updated: 85 Degrees C
```

Figure 8

The Virtex 4 FPGA can operate at temperatures as high as 120°C without permanently damaging the part, although timing specifications are not guaranteed. The MCU allows you to change the reset threshold from the default of 80°C.

More information about the temperature sensor system can be found in the *Hardware: Power: Cooling* section

3.7.4 User Serial port

The DN8000K10 has four serial ports (P206, P207, P208, P209) for user use. These ports can be accessed through the MB64B Bus. See *Appendix PINS_OTHER* for the pin locations of the MB64B signals on each FPGA.



Figure 9

	Signal (from provided .ucf file) and Schematic	Header Number
P1 RX P1 TX	MB64B[63]	P206
P2 RX P2 TX	MB64B[62]	P207
	MB64B[61]	P208
	MB64B[60]	P209

Remember to enable the Main Bus MB64B bus switches to access the RS232 ports from the FPGA. The switches are enabled by default. See *Hardware: Interconnect: Main Bus*.

3.8 Check LED status lights

The DN8000K10 has many status LEDs to help the user confirm the status of the configuration process.

- 1. Check the Reset indicator LED located near the upper, right-hand corner of the board, DS17. If it is flashing red, the board is in reset indicating a power failure or a firmware problem.
- 2. Check the EPS power supply voltage indication LEDs to confirm that all externally supplied power rails of the DN8000K10 are within 5% of their nominal voltage. From the top, these green LEDs indicate the presence of 3.3V, 12V, 5.0V, and "ATX POWER OK". A green lit "ATX power OK" indicates that the voltage monitor inside the EPS power supply are within acceptable operating ranges (5V is 4.5 5.5V, 3.3V is 3.0-3.6V).
- 3. Check the Configuration FPGA status green LEDs. These are located along the top right corner of the board.
- 4. Check the Configuration FPGA DONE status LED, DS108. This LED indicates that the Configuration FPGA has been configured. If this LED is not lit soon after power on, then there may be a problem with the firmware on the DN8000K10. This LED off or blinking may indicate a problem with one of the board's power supplies.
- 5. Check the FPGA F0 green DONE LED, DS26 to the top of FPGA F0 (If F0 is installed). This green LED is lit when FPGA F0 is configured and operational. This light should be on if you loaded the reference design from the CompactFlash card.



6. Check the DONE green LED for each of the 15 other FPGAs.

Figure 10

- 7. Check the 4 green user LEDs on FPGA F0. If the Dini Group DN8000K10 reference design was properly loaded in the correct FPGA, then these LEDs will be blinking.
- 8. If you suspect one or more FPGAs did not configure properly, check the configuration circuitry's "MCU" status lights. These are red LEDs (DS81 DS82 DS83 DS84) are located near the USB connector. If there has been an error, these four LEDs blink, indicating in binary the number of the FPGA that caused the failure. If there has been no error, there should be two LEDs on and two off. If there was an error, the easiest way to determine the cause of the error is to connect a terminal to the RS232 serial "MCU" port (P204) and try to configure again. Configuration feedback will be presented over this port.

A complete listing of LEDs and their function is found in Chapter Hardware: Test points, LEDs and Connectors

4 Using the USB Controller program

To change settings of the DN8000K10, or to communicate with the reference design (or user design), you can use the provided USB Controller program.

Like the RS232 interface, the USB interfaces allow configuration of the FPGAs, changing clock and other settings. The USB program can also be used to transfer data to and from the User design at high speed.

This section will get you started with the provided software. For detailed information about the reference design and its USB interface, see *Reference Design*. For detailed information about how the USB program operates and USB drivers, see chapter Controller Software

4.1 Operating the USB controller program

Use the provided USB monitoring software to verify that the design is loaded into the FPGAs.

- 1. Connect the provided USB cable to your DN8000K10 and to a Windows XP computer, either before or after the DN8000K10 has powered on.
- 2. When you connect the DN8000K10 via USB to your PC for the first time, Windows XP detects the DN8000K10 and asks for a driver. The board should identify itself as a "DiNi Prod FLASH BOOT". When the new device detected window appears, select the option "install from a list" -> select "search for the best driver in these locations". Select "include the location in the search" and browse to the product CD in "USB_Software_Applications\driver\windows_wdm\". Select "finish"
- After Windows installs the driver, you will be able to see the following device in the USB section of Windows device manager: "DiniGroup DN8000K10 FLASH boot".
- 4. Run the USB controller application found on the product CD in "Source Code\USBController\USBController.exe".




Figure 11

5. This window will appear showing the current state of the DN8000K10. Next to each FPGA a green light will appear if that FPGA is configured successfully. The visual feedback in the window will display which FPGAs are present, which FPGAs are configured, the source of the globals clocks, the frequency of each global clock network at the FPGA input pins, the state of the Main Bus switches.

6. Clear an FPGA of its configuration. Right-click on the image of an FPGA to get a contextual menu. Select Clear FPGA from the menu. The green LED on the board and in the USB Controller window should turn off.



Figure 12

- 7. Now configure the FPGA using the contextual menu. Right-click on the FPGA image and select Configure FPGA. In the Open dialog box, select the DN8000K10 reference design from the User CD and click open.
 - "D:\Programming Files\Standard_Reference_Design\LX100\fpga_a.bit" If you are configuring an LX200 or FX60 devices you should select a bit file from the LX200 or FX60 directories instead. After a couple seconds, the USB Controller window should show a green LED appear next to the FPGA to show that it configured successfully.
- 8. The message box below the DN8000K10 graphic should display some information about the configuration process

Done FPGA F3 cleared successfully.

Doing a sanity check...Sanity Check passed. Configuring FPGA F3 via USB...please wait.

File

D:\Programming Files\Standard_Reference_Design \LX100\fpga_a.bit transferred.

Configured FPGA F3 via USB

Figure 13

 The USB Controller program also allows you to easily configure the clock settings on the DN8000K10. The DN8000K10 reference design requires a 48Mhz or slower clock on GCLK2 to function properly. First, check the current clock frequencies. Select from the menu bar

Setting and Info->Read Clock Frequencies

The message window should print frequencies for the four global clocks: GCLK0, GCLK1, GCLK2, and REFCLK, the daughter card-sourced global clocks DC0, DC1, DC2, DC3.

Set GCLK2 to 50Mhz. From the menu, select
 Settings and Info->Set Global Clock Frequency
 From the dialog box, select GCLK2, and type in 48 in the frequency box.

The USB controller program will calculate the PLL settings required to obtain the closest achievable frequency to 48Mhz using the clocking resources available.

3. Reset the reference design. Since we have changed settings, we should send a logic reset to the FPGA designs. You can do this from the USB Controller program. From the menu, select

FPGA Configuration->Reset Logic

This menu option will assert the RESET_FPGA# signal to each FPGA. See the *Appendix Pins Other* for the connection of this signal.

More details about each available function of the USB Controller software is found in the *USB Software* Chapter.

4.2 Using AETEST to run hardware tests

In addition to the Windows GUI application, the Dini Group provides a command line interface program that provides the same functions. If you will be using Linux or if you plan to write your own USB software driver, you will be using the source code for this program as a reference.

AETest is the program that you can use to verify the hardware on the DN8000K10, as well as to demonstrate the reference design function. The following instructions assume you have a PC running the Windows XP operating system. The user CD includes a compiled Windows version of the AETest program. Connect the DN8000K10 to your Windows XP computer with a USB cable and use aetest_usb in D:\Source Code\USB_Software\aetest_usb\aeusb_wdm.exe. If the computer asks for a driver, click "Have Disk" and browse to D:\Source Code\USB_Software\driver\win_wdm\dndevusb.inf

Dini Group does all of its development on Windows XP.

4.2.1 AETest on Linux or Solaris

To use the AETest application on Linux or Solaris, you must compile the source code included on the User CD. Instructions for compiling AETest are found in Chapter USB Software.

To install the AETest drivers on Linux, <JACK>

4.2.2 Use AETest

The AETest_usb application is compatible with other Dini Group products, and so before displaying its main menu it displays some USB debug information.

```
found device 1234 1234 DiniGroup DN6000K10 temp id

Number of devices detected: 1
Compiled on: Nov 8 2005 at 13:52:28

press any key to continue:
```

Figure 14

The AETest application then displays its main menu.




Figure 15

Select menu option 2) to interact with the "main bus" interface of the Dini Group DN8000K10 reference design.




Figure 16

The Main Bus menu will only work properly when the Dini Group reference design is loaded, or if your user design has implemented a compatible controller.

```
Select Option
3) MainBus Write/Read DWORD
```

0x1000_0000 is address 0 of the DDR2 memory attached to FPGA F1. Enter that address and a data pattern. AETest_usb should report back that it read back the test value. This test will only pass if there is a DDR2 SODIMM installed in DIMM0 and the reference design, including required clock settings, is loaded.

Menu option

5) MainBus Display dumps 16, 32-bit words from the reference design memory space to the screen.

Enter option M) to return to the main menu.

The AETest_usb application can also be used to configure FPGAs over USB.




Figure 17


Select option

4) Configure FPGA individually via USB

AETest_usb will ask for the path to a configuration .bit file, and an FPGA number to configure. Select a .bit file from the user CD.


5 Board Controls

The DN8000K10 is designed to be operated remotely via the chassis front panel to protect your hardware investment. As a result, the DN8000K10 has very few controls located on the PWB itself.



Press the Hard Reset button. You will see all of the 16 Virtex 4 FPGAs immediately become un-configured. This behavior is exactly the same as if the board were powered off and back on. When you let go of the button, the configuration circuitry will read the CompactFlash card again and attempt to configure the FPGAs.

After the FPGAs are again configured, press and hold the Soft Reset button. You will notice that the blinking LEDs controlled by the reference design will stop blinking. This is because the Soft reset button causes the 16 Virtex 4 FPGAs to receive the FPGA_RESETn signal (active low). This is the signal that the reference design uses to reset its internal logic.



If you have the DN8000K10 installed in the DN8000K10 Chassis, you can also use the front panel buttons to the same effect.

6 Moving On

Congratulations! You have just configured FPGAs on the DN8000K10 and used all of the configuration control interfaces that you must know to start your emulation project. You should use *Appendix PINS* to create your design constraint (.ucf) files, or you can just use the .ucf files that were included as part of the reference design. All of the source code for the reference design in Verilog is included on the provided CD.

Controller Software

1 USB Controller

USB Controller application is used to communicate with the DN8000K10.

All USB Controller source code is included on the CD-ROM shipped with the DN8000K10. The USB Controller can be installed on Windows 2000/3/XP. Linux and Solaris users must use the command line interface version, AEtest_usb.

The USB Controller Application contains the following functionality:

- o Verify Configuration Status
- Configure FPGA(s) over USB
- Configure FPGAs via SmartMedia card
- o Clear FPGA(s)
- o Reset FPGA(s)
- Set Global clocks frequency
- o Set RocketIO CLK Frequency
- o Update MCU FLASH firmware


The following are designed to work with Dini Group's reference Design.

- o Read/Write to FPGA(s)
- o Test DDRs/Reigsters/FPGA Interconnect/Rocket IO

Before shipping a DN8000K10, the Dini Group uses this program to test all of the IO signals, memory interfaces, serial interfaces, clocks, and connectors of your board. The program is compatible with all Dini Group products in the 5000K, 6000K, 7000K and 8000K series products.

1.1 Visual display

The main window of the Dini Group USB Controller program shows the DN8000K10 Graphic.



1.2 Log window

1.3 Menu Options

All of the menu commands available in the USB Controller program can also be set using the CompactFlash card or RS232 interfaces. The details about the implementation of each of the commands available is listed in the Chapter Hardware, section CompactFlash. Note that there is a SmartMedia card interface that behaves identically to the CompactFlash interface. Both of these interfaces are referred to in this section as "CompactFlash".

1.3.1 Contextual Menu

Right-click on one of the images of the FPGAs to display the FPGA contextual menu. From this menu you can configure and clear FPGAs. The FPGA image that you click determines which FPGA is selected.

a. Configure FPGA Fn This menu option allows you to select a configuration stream (.bit file) in an Open dialog box. The selected FPGA n will be programmed with that stream.

Clear FPGA Fn Choosing this menu item causes the selected FPGA n to become unconfigured.

1.3.2 File Menu

The File Menu has the following 1 option:

c. Exit

Closes the USB Controller application

1.3.3 Edit Menu

The Edit Menu performs the basic edit commands on the command log in the bottom half of the USB Controller window.

1.3.4 FPGA Configuration Menu

The FPGA Configuration Menu has the following options:

a. Refresh

This menu item refreshed the image displaying the DN8000K10 with the current configured status of each FPGA, the main bus switch settings and current global clock frequency values.

b. Configure via USB (individually)

After selecting this item, a window will appear and ask which FPGA you want to configure and then which configuration stream (.bit file) you want to configure the selected FPGA with from your computer's file system. The status of the FPGA configuration process will be logged in the log window and the DN8000K10 image and clock frequencies will be updated after the .bit file has been transferred.

c. Configure via USB using file

This option allows the user to configure more than one FPGA over USB at a time. To use this option you must create a setup file that contains information on which FPGA(s) should be configured and which .bit files should be used for each FPGA. The file should be in the following format: The first two characters of each line represents which FPGA you want configured (F0 – F15), this letter should be followed by a colon and then the path to the .bit file to use for this FPGA. The path to the bit file is relative to the directory where this setup file is, or you can use the full path. Below is an example of an accepted setup file:

F0: fpga_zero.bit
F1: ../fpga_one.bit
D:\FPGA
Programming\Files\Standard_Reference_Design\LX200\fpga_F15.bit

d. Configure via SmartMedia/CompactFlash Card

This option causes the DN8000K10 to go through its startup sequence by reading configuration instructions from the CompactFlash card. The Section *Hardware: Configuration: CompactFlash* contains instructions for creating a configuration CF card.

e. Clear All FPGAs

This option will immediately un-configure all FPGAs.

f. Reset

This options sends an active low reset (active for 1ms) to all FPGAs on the signal RESET_FPGAn. Check *Appendix Pins Other* for the FPGA-side pin out of these signals.

1.3.5 FPGA Memory Menu

This menu contains commands designed to work with the DN8000K10 reference design. All of the commands in this menu cause read and write instructions to happen over the reference design's main bus interface. Status and control registers for the reference design are all memory-mapped over this main bus interface. For a description of the main bus interface and memory map, see the chapter *Reference Design*.

a. Write DWORD

Displays a dialog box that allows you to send data to a signal address in the reference design's address space. This operation occurs over the "main bus" interface. See the Chapter Reference Design.

b. Read DWORD

Displays a dialog box that allows you to read data from a signal address in the reference design's address space. This operation occurs over the "main bus" interface. See the Chapter Reference Design.

c. Write and Read DWORD

This displays a dialog box that tests the "main bus" interface by writing a value to a location in the reference design's memory space and immediately reading that address back.

d. Test Address Space

This item shows a dialog box allowing you to test a range of locations in the memory space of the reference design. This is used to test memory connected to individual FPGAs that is mapped to the reference design's "main bus" interface.

e. Display Address Space

This item dumps a range of addresses in the reference design's "main bus" to the log window under the DN8000K10 image.

f. Test DDR (may be called "Test DN8000K10/PCI DDR")

This item automates a test of the memory space on the "main bus" interface that the reference design maps to DDR2 memory.

g. Test DDR single FPGA (may be called "Test DN8000K10/PCI DDR")

This item automates a test of the memory space on the "main bus" interface but allows you to specify which FPGA(s) you would like to test.

h. Set DDR config

This item allows you to set the size of the installed DDR2 memory module. (and hence the address range to test)

Read DDR config

This item displays the current size of the installed DDR2 memory module.

j. Display Memory Map

This item displays for reference a table showing the memory map of the default Dini Group reference design.

k. Send Command File

This item allows the user to select a script containing "main bus" transactions to automate testing tasks. The menu item displays an Open dialog and asks the user to select a file. The contents of the file should be ASCII text

AD 00000000 // sets current address to 0

WR 12345678 // writes hex 12 34 56 78 to address 0

WR 12345678 // writes hex 12 34 56 78 to address 1

RD 1000 // writes 1000 DWORDs (4 byte) to log window

1.3.6 Settings Info

a. Set RocketIO Frequency

This item shows a dialog box that allows you to set the clock source and PLL settings of the MGT clocks. The clocks FX0_0 and FX0_1 feed the MGTs of FPGA F0. The clocks FX1_0 and FX1_1 feed the MGTs on FPGA F12.

b. Set Clock input frequency

The DN8000K10 firmware is preprogrammed knowing the frequency of the reference crystals installed on the inputs of the PLL circuits on the board. These numbers can be overwritten using this menu option if you have removed these crystals and replaced them with a different frequency crystal.

c. FPGA stuffing information

The DN8000K10 firmware comes pre-programmed with information about the optional equipment that is installed on your board. This menu item reads back that information and displays it.

d. Turn Fans On/Off

The fans on the DN8000K10 cannot be turned off. This menu item cannot be enabled.

e. MCU firmware version

This menu item reads back the firmware version of the MCU to help the Dini Group debugging.

f. Spartan version

This menu item reads back the firmware version of the Configuration FPGA to aid the Dini Group debugging.

g. DN8000K10 MB Switch Setup

This menu item allows the user to change the MB80B and MB64B bus switch settings. These busses can be used as global interconnect between all 16 FPGAs, or they can be disconnected by selecting MB Switch settings to form lower fan-out regional busses. This selection can be made with a bytewide resolution. For a description of the MB80B and MB64B busses, see Chapter Harware: Interconnect: Main Bus.

h. DN8000K10 MB Switch Read

This menu item displays the current state of the MB switches.

i. DN8000K10 Global Clock Synth. Setup

This menu item allows the user to select the source of the 8 board-global scope clock networks on the DN8000K10. The user can also change the PLL frequency settings of the networks that have PLLs. See section Hardware: Clocks for details.

j. DN8000K10 Global Clock Setup Read

This option reads back the current clock settings.

k. DN8000K10 Set N dividers

1. DN8000K10 Read N dividers

m. Set Phase Muxes

n. Calculate GCLK Freq.s

This menu item measures and displays the clock frequencies of each of the 8 board-global scope clock networks on the DN8000K10. These measurements will differ slightly from the calculated values.

o. DN8000K10/PCI interconnect test

This menu runs an automated connectivity test of the inter-FPGA interconnect on the DN8000K10.

p. DN8000K10/PCI interconnect Menu

This menu is used for operating the inter-FPGA interconnect characterization test. This test is designed to operate at 350Mhz. The following sub-menu options are available:

Display Registers AB -?

Display Registers BC -?

Reset TX -?

Reset RX -?

Restart test -?

1.3.7 Settings/Info Menu

The Settings/Info Menu has the following options

(1) Set FPGA RocketIO CLK Frequency

When the DN8000K10 is first powered up the RocketIO Synthesizer MGTCLK inputs to the FPGAs are inactive, unless programmed using the main.txt file on a CompactFlash card. (The Epson Oscillators are active.) This menu option allows the user to specify what frequency the RocketIO Synthesizers should supply to each FPGA. The supported frequency range is 103MHz – 260MHz. After selecting this option, a pop-up window will ask which FPGA's RocketIO Frequency you want to set (or you can choose to set all to the same frequency), and then what frequency you want. The USB Controller program will calculate the best PLL settings to achieve this output frequency. Check the log window to verify what frequency the synthesizers were actually set at.

(2) Set Global clock frequencies

The clocks on the DN8000K10 are automatically adjusted to the user's desired frequency by reading the setup file on the CompactFlash card. If you wish to change the frequency after power-on, or do not want to use a CF card, you can set the frequency in the USB program.

GCLK0) GCLK0 is generated from a 25MHz crystal. Possible output frequencies are:

31.25	34.375	37.5	40.625	43.75	46.875	50	53.125	56.25	
59.375	62.5	65.625	68.75	71.875	75	78.125	81.25	84.375	87.5
93.75	100	106.25	112.5	118.75	125	131.25	137.5	143.75	150
156.25	162.5	168.75	175	187.5	200	212.5	225	237.5	250
262.5	275	287.5	300	312.5	325	337.5	350	375	400
425	450	475	500	525	550	575	600	625	650
675	700								

GCLK1) GCLK1 is generated from a 14.318 MHz crystal. Possible output frequencies are:

32.22	34.01	35.80	37.58	39.37	41.16	42.95	44.74	46.53	48.32
50.11	51.90	53.69	55.48	57.27	59.06	60.85	62.64	64.43	66.22
68.01	69.80	71.59	73.38	75.17	76.96	78.75	80.54	82.33	84.12
85.91	89.49	93.07	96.65	100.2	103.8	107.4	111.0	114.5	118.1
121.7	125.3	128.9	132.4	136.0	139.6	143.2	146.8	150.3	153.9
157.5	161.1	164.7	168.2	171.8	179.0	186.1	193.3	200.5	207.6
214.8	221.9	229.1	236.2	243.4	250.6	257.7	264.9	272.0	279.2
286.4	293.5	300.7	307.8	315.0	322.2	329.3	336.5	343.6	358.0
372.3	386.6	400.9	415.2	429.5	443.9	458.2	472.5	486.8	501.1
515.4	529.8	544.1	558.4	572.7	587.0	601.4	615.7	630.0	644.3
658.6	672.9	687.3							

GCLK2) GCLK2 is generated from a 16.0 crystal. Possible output frequencies are:

32	34	36	38	40	42	44	46	48	50
52	54	56	58	60	62	64	66	68	70
72	74	76	78	80	82	84	86	88	92
96	100	104	108	112	116	120	124	128	132
136	140	144	148	152	156	160	164	168	172
176	184	192	200	208	216	224	232	240	248
256	264	272	280	288	296	304	312	320	328
336	336	344	352	368	384	400	416	432	448
464	480	496	512	528	544	560	576	592	608
624	640	656	672	688					

RefClk) RefClk is generated from a 25.0 MHz crystal. Possible output frequencies are the same as GCLK0

- (3) FPGA Stuffing Information This option will display the type of FPGAs that are stuffed on the DN8000K10.
- (4) MCU Firmware Version This option will display the MCU Firmware version in the log window.
- (5) Hardware/Firmware Version This option will display the Board Version along with the Configuration Fpga version.

2 AETest

The AETEST utility program contains the following tests:

- Memory Tests (DDR2)
- Daughter Card Test

- BAR Memory Range Tests
- RocketIO error rate test
- FPGA interconnect error rate test
- Clock frequency readback

2.1 Running AETEST

AETest_usb.exe is a Windows executable distributed on the user CD ROM. The program can be run in Windows XP.

For the windows version of AETest, a usb driver is required. The driver can be found on the user CD. Dndev.inf. There is no "driver" for linux USB. The Linux version of the usb software runs in user mode. Just run the aetest application aeusb_linux.

2.2 Compiling AETEST

The source for the USB version is found on the User CD D:\Source Code\USB_Software\aetest_usb

A Make file is provided for compiling on Linux, Solaris, Windows XP, and DOS. To compile, open Make file and change the line

#DESTOS = LINUX

to

DETOS=LINUX to target Linux, change #DESTOS = WIN_WDM

to target windows XP.

Targeting Windows XP required Microsoft Visual Studio 5. Targeting DOS requires DJGPP.

3 Updating the DN8000K10 Firmware


Dini Group may release firmware bug fixes or added features to the DN8000K10. If a firmware update is released you will need to follow the instructions in this chapter.

There are two firmware files that Dini Group may release; the first is a Micro controller (MCU) software update that is stored in a flash memory. This update can be accomplished easily from within the USB Controller application.

The second update that may be required is a Configuration FGPA core update. The configuration data for the Config FPGA is contained in a Xilinx configuration PROM. This update can be accomplished with the Xilinx JTAG programming program, Impact. You will need a JTAG cable like Xilinx Parallel cable IV, or platform USB cable.

3.1 Updating the MCU (flash) firmware

To protect against accidental erasure, the MCU firmware cannot be updated unless the board is put in firmware update mode during power-on. Find Switch block 1 (S1) on the DN8000K10.



Move switch S1 #1 to the ON position. Power on the DN8000K10.

Open the USBController program. If the DN8000K10 powered on in firmware update mode, there will be an update flash dialog box as figure on left. Click "Yes" to open flash_flp.hex file.



If the USBController is already opened, click "Refresh" button, there will be an "Update Flash" button near the top of the USBController window. Click on this button (as figure below).



When the Open... dialog box appears, navigate to the Firmware image file supplied by Dini Group. The file name should be "flash_flp.hex". Press OK.

The USB Controller should freeze for about 10 seconds while the firmware update is taking place. When the download is complete, the Log window should print, "Update Complete"

Move Switch block S1 #1 to the OFF position to put the DN8000K10 back into normal operation mode. Power cycle the board.

3.2 Updating the Configuration FPGA (PROM) firmware

Connect a Xilinx Parallel IV, or Platform USB configuration cable to the parallel port of your computer. The Parallel IV cable requires external power to operate, so you may need to connect the keyboard connector power adapter. When the Parallel IV cable has power, the status LED on Parallel IV turns amber.




Figure 19

Use a 14-pin 2mm IDC cable to connect the Parallel IV cable to the DN8000K10 connector J208.

Power on the DN8000K10. When the Parallel IV cable is connected to a header, the status light turns green.

Open the Xilinx program Impact.

(Usually found at Start>programs>Xilinx ISE>Accessories>impact)




Figure 20

Impact may ask you to open an impact project. Hit cancel.

Choose the menu option File>Initialize Chain

Impact should detect 2 devices in the JTAG chain xcf32p and xc4vlx80. For each item in the chain Impact will direct you to select a programming file for each. For the xcf32p device, select the Configuration FPGA Firmware update file provided by Dini Group. This file should be named prom_flp.mcs. Hit Open. Impact will then ask for a programming file to program the xc4vlx80. Press Bypass.

To program the prom, right-click on the prom and select "Program..." from the popup menu. In the options dialog that follows, the options "Erase before programming" should be selected, and "Verify" should be deselected. Press OK. The programming process takes about 2 minutes over the parallel port.




Figure 21

Power cycle the DN8000K10. The new firmware is now loaded. You can close Impact and disconnect the Parallel IV or Platform USB cable.

4 Programmer's Guide

This section contains information to help the development of your own USB software for use with the DN8000K10. If you do not need to develop you own USB control software, or modify the Dini Group USB controller, you can skip this section. All of the code for AETest and USB Controller is provided on the user CD. Precompiled Windows drivers are also provided for Windows XP. You should also read the section *Hardware: Configuration Section* before attempting to modify the USB software.

The source code for the Windows version of the USB Controller is provided in D:\Source Code\USB_Software\USBController as a Microsoft Visual Studio 5 project. Visual Studio 5 or later is required to compile this program.

4.1 Cypress CY7C68013A

A Cypress Microcontroller (MCU) with built-in USB support provides the USB interface of the DN8000K10. All communication with the DN8000K10 over USB is initiated by the host (PC) and consists either of a USB vendor request (See USB specification and Cypress datasheet) or a USB bulk transfer.

Vendor requests can contain short (512Byte) messages in either direction, and cause the MCU to execute code. In response to most vendor requests, the MCU will modify or read values in the Configuration memory space (see next section).

Since vendor requests can contain only a limited amount of data, USB Bulk transfers are used to send configuration data to the DN8000K10. The MCU is too slow to process USB 2.0 data at full speed, and so the bulk transfer data is sent to external pins on the Cypress MCU (see Cypress datasheet) and to the configuration FPGA (next section). Currently, this data is only used to configure FPGAs, and so the data is sent to the SelectMap pins of the Virtex 4 FPGAs.

To begin communication with the DN8000K10, the USB Controller program creates a USB connection object in the host operating system, by opening Vendor ID 0x1234 product ID 0x1234. (For the purposes of updating the firmware, the DN8000K10 can come up in "EPROM" mode, where it loads a program capable of connecting over USB to a host, downloading firmware and writing it to the MCU flash memory, U201. The check the MCU makes on reset to determine which mode it should start in is the firmware update switch, S1 #4. This EPROM code is stored in the EPROM DIP installed in U203. When the MCU is in this mode, it registers itself to the operating system as Vendor ID 0x1234, product ID 0x1233. For firmware update instructions, see *USB Software: Firmware Update*. For information about the MCU boot up sequence, see *Hardware: Configuration Circuit: MCU*)

The source code for the MCU firmware ("Flash") is provided in D:\Source Code\MCU\FLASH as a Keil Studios MicroVision 2.11 project file.

4.2 Configuration FPGA

The MCU unit controls all of the configuration circuits on the DN8000K10, but it does not have sufficient IO to access all of the configuration signals. For IO expansion, the MCU's external memory bus is connected to a Virtex 4 LX40 FPGA. This FPGA provides a memory-mapped interface to all of its IO. This bus is called the 'Config Bus'.

The configuration FPGA is connected to all of the configuration signals of the Virtex 4 FPGAs, the temperature sensors, status LEDs, SmartMedia card, CompactFlash card, reset buttons, Main Bus switches, RS232 ports, clock synthesizer control signals, global clock multiplexer control signals, FPGA clock inputs, the Main Bus, and an 300-pin expansion header.

The source code for the Configuration FPGA is provided in D:\Source Code\ConfigFPGA

This project can be compiled using Xilinx ISE version 7.1i SP4 or later. Your board may have been build using an LX80 FF1148 or an LX40 FF1148 for the configuration FPGA.

4.2.1 Configuration Register Map

The DN8000K10 firmware is updated constantly to add compatibility for new products and add features. The information in this section may change after this manual is printed. The memory space of the MCU is 16 bits wide.

This table describes registers within the Configuration FPGA that are accessible from the memory space of the MCU.

Address Range	Name	Description
Code Space		
0x0000-0x1FFFF	EEPROM	
0x2000-0xFFFFF	FLASH	
XDATA		
XXXX-XXXX	SRAM	
0xDF10	FPGA_BE	// select byte in addr, read, and data bytes
0x DF11	FPGA_RD_DATA	
0x DF12	FPGA_WR_DATA	
0x DF13	FPGA ADDR	
0x DF14	FPGA_ERROR	This register contains an error code after a Main Bus transaction
0x DF20	GPIF_DATA	
0x DF21	GPIF_ERROR	
0x DF22	HOLD_DONES	This register (1bit) determines if the FPGAs should be held in reset until all FPGAs are configured
0x DF23	STATES	The state of the state machines in the Configuration FPGA that control FPGA configuration [7:4]= PIF_STATE, [3:0] = FPGA_STATE
0x DF24	FPGA_FREQ_H	
0x DF25	FPGA_FREQ_SEL	
0x DF26	FPGA_FREQ_L	
0x DF27	MCU_STUFFING1	This register contains a code representing the type of FPGA installed in F0-F7
0x DF28	MCU_STUFFING2	This register contains a code representing the type of FPGA installed in F8-F15
0x DF29	SERIAL_SCLK	This register (1 bit) controls the SCLK output connected to the clock synthesizers on the DN8000K10
0x DF30	SERIAL_CLK_CTRL_1	This register controls the control outputs connected to all of the clock synthesizers on the DN8000K10
0x DF36	MB80_1_CTRL0	This register holds the output values of the Main Bus switches for MB80B, section 1. See Hardware: Interconnect: Main Bus for the effect of this. Each bit enables or disables 8 bits of the Main Bus
0x DF37	MB80_1_CTRL1	This register holds the output values of the Main Bus switches for MB80B, section 1. See Hardware: Interconnect: Main Bus for the effect of this. Each bit enables or disables 8 bits of the Main Bus

0x DF38 MB80_2_CTRL0 This register holds the output values of the switches for MB80B, section 2. See Hardw Interconnect: Main Bus for the effect of the enables or disables 8 bits of the Main Bus of the Main Bus TPGA_COMMUNICATION This register (1 bit) set enables access to the	
enables or disables 8 bits of the Main Bus	
0x DF39 FPGA_COMMUNICATION This register (1 bit) set enables access to the	nis. Each bit
Main" registers (below). This register shou 0 when the INTERNAL_MAIN registers	
being accessed, or when accessing address	
within the 16 user FPGAs.	
0x DF40 MB80_2_CTRL1 This register holds the output values of the switches for MB80B, section 2. See Hardw	
Interconnect: Main Bus for the effect of th	
enables or disables 8 bits of the Main Bus	
0x DF41 MB64_1_CTRL This register holds the output values of the	
switches for MB64B, section 1. See Hardw Interconnect: Main Bus for the effect of th	
enables or disables 8 bits of the Main Bus	
0x DF42 MB64_2_CTRL This register holds the output values of the	
switches for MB64B, section 2. See Hardw Interconnect: Main Bus for the effect of th	
enables or disables 8 bits of the Main Bus	
0x DF43 MB64_3_CTRL This register holds the output values of the switches for MB64B, section 3. See Hardw	
Interconnect: Main Bus for the effect of th	
enables or disables 8 bits of the Main Bus	
0x DF44 CPLD_CS_N_CTRL 0x DF45 CPLD_DATA This holds the (_ bit) value that will be sen	t to the
selected CPLD. See Hardware: CPLD chain	
0x DF46 CPLD_ADDR This holds the address of the selected regis	
CPLD chain. The address also determines	Wnich
CPLD is selected. See Hardware: CPLD	
	hat will be
0x DF47 GCLK_MSEL_CTRL Holds the temporary multiplication value t sent over the 2-wire bus to the selected glo	
0x DF47 GCLK_MSEL_CTRL Holds the temporary multiplication value t sent over the 2-wire bus to the selected glo synthesizer the next time clocks are set.	
0x DF47 GCLK_MSEL_CTRL Holds the temporary multiplication value t sent over the 2-wire bus to the selected glo synthesizer the next time clocks are set. 0x DF48 FPGA_PH0_DVAL Holds the division value that the FPGA sh	obal clock nould apply
0x DF47 GCLK_MSEL_CTRL Holds the temporary multiplication value t sent over the 2-wire bus to the selected glo synthesizer the next time clocks are set. 0x DF48 FPGA_PH0_DVAL Holds the division value that the FPGA sh to the PH0 clock to generate the PH0 DIV	obal clock nould apply V output.
0x DF47 GCLK_MSEL_CTRL Holds the temporary multiplication value t sent over the 2-wire bus to the selected glo synthesizer the next time clocks are set. 0x DF48 FPGA_PH0_DVAL Holds the division value that the FPGA sh to the PH0 clock to generate the PH0 DIV 0x DF49 FPGA_PH1_DVAL Holds the division value that the FPGA sh to the PH1 clock to generate the PH0 DIV	nould apply V output. nould apply V output.
0x DF47 GCLK_MSEL_CTRL Holds the temporary multiplication value t sent over the 2-wire bus to the selected glo synthesizer the next time clocks are set. 0x DF48 FPGA_PH0_DVAL Holds the division value that the FPGA sh to the PH0 clock to generate the PH0 DIV Holds the division value that the FPGA sh to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV Holds the division value that the FPGA sh to the PH1 clock to generate the PH0 DIV Holds the division value that the FPGA sh	nould apply V output. nould apply V output. nould apply nould apply
0x DF47 GCLK_MSEL_CTRL Holds the temporary multiplication value t sent over the 2-wire bus to the selected glo synthesizer the next time clocks are set. 0x DF48 FPGA_PH0_DVAL Holds the division value that the FPGA sh to the PH0 clock to generate the PH0 DIV 0x DF49 FPGA_PH1_DVAL Holds the division value that the FPGA sh to the PH1 clock to generate the PH0 DIV	nould apply V output. nould apply V output. nould apply nould apply
Ox DF47 GCLK_MSEL_CTRL Holds the temporary multiplication value to sent over the 2-wire bus to the selected glo synthesizer the next time clocks are set. Ox DF48 FPGA_PH0_DVAL Holds the division value that the FPGA sh to the PH0 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH2 clock to generate the PH0 DIV to the PH2 clock to generate the PH0 DIV to the PH2 clock to generate the PH0 DIV to the PH2 clock to generate the PH0 DIV TERNAL MAIN The Registers in the "Internal Main" interface.	nould apply output.
0x DF47 GCLK_MSEL_CTRL Holds the temporary multiplication value to sent over the 2-wire bus to the selected glo synthesizer the next time clocks are set. Ox DF48 FPGA_PH0_DVAL Holds the division value that the FPGA she to the PH0 clock to generate the PH0 DIV Ox DF49 FPGA_PH1_DVAL Holds the division value that the FPGA she to the PH1 clock to generate the PH0 DIV Ox DF50 FPGA_PH2_DVAL Holds the division value that the FPGA she to the PH1 clock to generate the PH0 DIV Ox DFE CF_REG_OFFSET INTERNAL MAIN Main Bus address The Registers in the "Internal Main" interface. See	nould apply output. face are e Reference
Ox DF47 GCLK_MSEL_CTRL Holds the temporary multiplication value to sent over the 2-wire bus to the selected glo synthesizer the next time clocks are set. Ox DF48 FPGA_PH0_DVAL Holds the division value that the FPGA sh to the PH0 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH2 clock to generate the PH0 DIV to the PH2 clock to generate the PH0 DIV to the PH2 clock to generate the PH0 DIV to the PH2 clock to generate the PH0 DIV TERNAL MAIN The Registers in the "Internal Main" interface.	nould apply V output. nould apply V output. nould apply V output. nould apply V output. face are e Reference setting the
Ox DF47 GCLK_MSEL_CTRL Holds the temporary multiplication value t sent over the 2-wire bus to the selected glo synthesizer the next time clocks are set. Ox DF48 FPGA_PH0_DVAL Holds the division value that the FPGA sh to the PH0 clock to generate the PH0 DIV down to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV down to the PH1 clock to generate the PH0 DIV down to the PH2 clock to generate the PH0 DIV down to the PH2 clock to generate the PH0 DIV down to the PH2 clock to generate the PH0 DIV down to the PH2 clock to generate the PH0 DIV down to the PH2 clock to generate the PH0 DIV down the PH2 clock to generate the PH0 DIV d	nould apply output. face are e Reference setting the
Ox DF47 GCLK_MSEL_CTRL Holds the temporary multiplication value to sent over the 2-wire bus to the selected glo synthesizer the next time clocks are set. Ox DF48 FPGA_PH0_DVAL Holds the division value that the FPGA sh to the PH0 clock to generate the PH0 DIV Ox DF49 FPGA_PH1_DVAL Holds the division value that the FPGA sh to the PH1 clock to generate the PH0 DIV Ox DF50 FPGA_PH2_DVAL Holds the division value that the FPGA sh to the PH1 clock to generate the PH0 DIV Ox DFE CF_REG_OFFSET INTERNAL MAIN Main Bus address The Registers in the "Internal Main" interface. See Design. These registers must be enabled by FPGA_COMMUNICATION register (all ox0002 REG_IDCODE This register returns a known value so the Controller program can identify it as the D	nould apply output. face are e Reference setting the bove) USB
Ox DF47 GCLK_MSEL_CTRL Holds the temporary multiplication value to sent over the 2-wire bus to the selected glo synthesizer the next time clocks are set. Ox DF48 FPGA_PH0_DVAL Holds the division value that the FPGA she to the PH0 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH2 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock t	nould apply output. face are e Reference setting the bove) USB
Ox DF47 GCLK_MSEL_CTRL Holds the temporary multiplication value to sent over the 2-wire bus to the selected glo synthesizer the next time clocks are set. Ox DF48 FPGA_PH0_DVAL Holds the division value that the FPGA sh to the PH0 clock to generate the PH0 DIV down the PH2 clock to generate the PH0 DIV down to generate the PH0 DIV down the PH2 clock to generate the PH0 DIV	nould apply output. face are e Reference setting the bove) USB
Ox DF47 GCLK_MSEL_CTRL Holds the temporary multiplication value to sent over the 2-wire bus to the selected glo synthesizer the next time clocks are set. Ox DF48 FPGA_PH0_DVAL Holds the division value that the FPGA she to the PH0 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH2 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock t	nould apply output. face are e Reference setting the bove) USB
Ox DF47 GCLK_MSEL_CTRL Holds the temporary multiplication value to sent over the 2-wire bus to the selected glo synthesizer the next time clocks are set. Ox DF48 FPGA_PH0_DVAL Holds the division value that the FPGA she to the PH0 clock to generate the PH0 DIV Ox DF49 FPGA_PH1_DVAL Holds the division value that the FPGA she to the PH1 clock to generate the PH0 DIV Ox DF50 FPGA_PH2_DVAL Holds the division value that the FPGA she to the PH1 clock to generate the PH0 DIV Ox DFE CF_REG_OFFSET INTERNAL MAIN Main Bus address The Registers in the "Internal Main" interfacces so Design. These registers must be enabled by FPGA_COMMUNICATION register (all ox0002) REG_IDCODE This register returns a known value so the Controller program can identify it as the D reference design. Ox0004 REG_SCRATCH Ox 05 REG_HEADERTEST	nould apply output. face are e Reference setting the bove) USB
Ox DF47 GCLK_MSEL_CTRL Holds the temporary multiplication value to sent over the 2-wire bus to the selected glo synthesizer the next time clocks are set. Ox DF48 FPGA_PH0_DVAL Holds the division value that the FPGA she to the PH0 clock to generate the PH0 DIV to the PH0 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH2 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock t	nould apply output. face are e Reference setting the bove) USB
Ox DF47 GCLK_MSEL_CTRL Holds the temporary multiplication value to sent over the 2-wire bus to the selected glo synthesizer the next time clocks are set. Ox DF48 FPGA_PH0_DVAL Holds the division value that the FPGA she to the PH0 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH2 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock to generate the PH0 DIV to the PH1 clock t	nould apply output. face are e Reference setting the bove) USB
Ox DF47 GCLK_MSEL_CTRL Holds the temporary multiplication value tent over the 2-wire bus to the selected glosynthesizer the next time clocks are set. Ox DF48 FPGA_PH0_DVAL Holds the division value that the FPGA set to the PH0 clock to generate the PH0 DIV Ox DF49 FPGA_PH1_DVAL Holds the division value that the FPGA set to the PH1 clock to generate the PH0 DIV Ox DF50 FPGA_PH2_DVAL Holds the division value that the FPGA set to the PH2 clock to generate the PH0 DIV Ox DFE INTERNAL MAIN Main Bus address The Registers in the "Internal Main" interface. See Design. These registers must be enabled by FPGA_COMMUNICATION register (all Ox0002 REG_IDCODE This register returns a known value so the Controller program can identify it as the Design. Ox0004 REG_HEADERTEST Ox 06 REG_HEADERTEST_STATUS1 Ox 08 REG_HEADERTEST_STATUS2 Ox 08 REG_HEADERTEST_STATUS3	nould apply output. face are e Reference setting the bove) USB
Ox DF47 GCLK_MSEL_CTRL Holds the temporary multiplication value tent over the 2-wire bus to the selected gle synthesizer the next time clocks are set. Ox DF48 FPGA_PH0_DVAL Holds the division value that the FPGA set to the PH0 clock to generate the PH0 DIV Ox DF49 FPGA_PH1_DVAL Holds the division value that the FPGA set to the PH1 clock to generate the PH0 DIV Ox DF50 FPGA_PH2_DVAL Holds the division value that the FPGA set to the PH1 clock to generate the PH0 DIV Ox DFE CF_REG_OFFSET INTERNAL MAIN Main Bus address The Registers in the "Internal Main" interface. Se Design. These registers must be enabled by FPGA_COMMUNICATION register (all ox 00002 REG_IDCODE This register returns a known value so the Controller program can identify it as the Design. Ox 0004 REG_HEADERTEST Ox 06 REG_HEADERTEST_STATUS1 Ox 07 REG_HEADERTEST_STATUS2 Ox 08 REG_HEADERTEST_STATUS3 Ox 09 REG_HEADERTEST_STATUS4	nould apply output. face are e Reference setting the bove) USB

0x 0D	REG_CLOCKCOUNT_GCLK0	This register contains the maximum value of a counter clocked from GCLK0. The counter is reset every 0x1000 clock cycles of CLK48
0x 0E	REG_CLOCKCOUNT_GCLK1	This register contains the maximum value of a counter clocked from GCLK1. The counter is reset every 0x1000 clock cycles of CLK48
0x 0F	REG_CLOCKCOUNT_GCLK2	This register contains the maximum value of a counter clocked from GCLK2. The counter is reset every 0x1000 clock cycles of CLK48
0x 10	REG_CLOCKCOUNT_GCLK3	This register contains the maximum value of a counter clocked from REFCLK. The counter is reset every 0x1000 clock cycles of CLK48
0x 11	REG_CLOCKCOUNT_GCA	
0x 12	REG_CLOCKCOUNT_GCB	
0x 13	REG_CLOCKCOUNT_GCC	
0x 14	REG_CLOCKCOUNT_MBCLK	

4.3 Vendor Request List

The USB Program is updated constantly to add compatibility to new products and to add features. There may be changes to the application after this manual is printed that affect this section.

The following table describes the USB interface presented to the host by the MCU microcontroller. The USB Device identification numbers are Vendor: 0x1234, Device: 0x1234.

Vendor Request Name	ID Code	Description
VR_UPLOAD	0xc0	Does nothing on DN8000K10
VR_DOWNLOAD	0x40	Downloads data to the Cypress EPROM, or to RAM
VR ANCHOR DLD	0xa0	11 /
VR EEPROM	0xa2	Loads (uploads) EEPROM
VR RAM	0xa3	Loads (uploads) external ram
VR_SETI2CADDR	0xa4	
VR_GETI2C_TYPE	0xa5	8 or 16 byte address
VR_GET_FLASH_REV	0xa6	Returns a revision code of the DN8000K10 MCU firmware
VR_GET_FPGA_INFO	0xa7	
VR_RENUM	0xa8	The Cypress MCU behaves as if it were removed and reconnected to USB.
VR_DB_FX	0xa9	Force use of double byte address EEPROM (for FX)
VR_I2C_100	Oxaa	Put the i2c bus in 100Khz mode
VR_I2C_400	0xab	Put the i2c bus in 400Khz mode
VR_NOSDPAUTO	0xac	Test code. Does uploads using SUDPTR with manual length override
VR_REBOOT	0xad	
VR_FLASH_ERASE	0xae	Erases MCU Flash firmware
VR_CONFIG	0xaf	Causes MCU to go through configuration sequence (Media Card)
VR_FLASH_ACCESS	0xb0	Write a byte to flash
VR_FLASH_SECTOR_ERASE	0xb1	Erases a single sector from the flash
VR_FLASH_VERSION	0xb2	Reads version of flash code
VR_DISPLAY_FPGA_INFO	0xb3	
VR_CHECK_FPGA_INFO	0xb4	
VR_CHECK_FPGA_CONFIG	0xb5	Returns a string representing if the selected FPGA is configured
VR_PPC_RS232	0xb6	This Does nothing on the DN8000K10
FLASH_VERSION_ADDR	0x08	Value to go into upper address register (MCU_XADDR
VR_SET_EP6TC	0xbb	Sets the size of the bulk transfer (Read) buffer. You must set this to a value equal to the
		SIZE field of the USB Bulk transfer
VR_SETUP_CONFIG	0xb7	This vendor request must be called to select an FPGA for configuration prior to a bulk
		transfer containing the configuration stream for that FPGA.
VR_END_CONFIG	0xbd	This vendor request de-selects an FPGA after configuration and returns the config status of
		that FPGA (DONE signal)

VR_MEM_MAPPED	0xbe	This vendor request reads or writes to the address space of the MCU. This vendor request can be used with the configuration register map above to accomplish any configuration task.
VR_SET_FANS	0xbf	Does nothing on DN8000K10
VR_CLEAR_FPGA	0x90	Clears the selected FPGA of configuration data.
VR_SM_CD	0xb8	
VR_BOARD_VERSION	0xb9	Returns a byte representing the type of board (DN8000K10)

4.4 USB Reference Design Control

4.4.1 Main Bus accesses

The USB Controller control the DN8000K10 reference design using USB vendor requests and bulk transfers that access the configuration FPGA's registers. These registers cause "Main Bus" transactions with the user FPGAs. All Main Bus transactions are initiated by the configuration FPGA. To see a specification of the Main Bus interface, see *Reference Design*.

To request a Main Bus interface write transaction, the USB Controller program sends a USB bulk write to EP2 (endpoint 2). The first byte contains a code, either 0x00 or 0x01, determining whether the next 4 bytes contain an address or a datum. If this byte is a 0x00, the next 4 bytes in the bulk transfer are stored into an address register. All data transferred to and from the main bus is LSB first. The address 0x12345678 should be sent as a bulk transfer of 5 bytes: 0x00, 0x78, 0x56, 0x34, 0x12. To send a datum, send the code 0x01, followed by 4 bytes, LSB first. When the DN8000K10 receives a data word, it sends it onto the main bus interface to the address in the address register. It then increments the address register. Therefore, to send two words over main bus, 0x000000001 to address 0x00000001 and 0x00000002 to address 0x000000002, the USB Controller would send the following 15 bytes to USB EP2:

Note that the number of bytes sent to EP2 must be divisible by 5.

To request a main bus read operation, the USB Controller sends a USB bulk write to EP2 to set the address register, as described in the above paragraph. Then, the USB Controller sends a bulk read to EP6 (endpoint 6), with the USB bulk request SIZE field set to the number of bytes requested. The number requested must be divisible by 4. After the bulk read is complete, the address register is incremented by SIZE/4. Read and write transactions use the same address pointer.

Before starting a USB read, or series of reads, you should set the size of the Cypress USB read buffer to be equal to the size of the bulk transfer. This can be accomplished using the VR_SET_EP6TC (0xBB) vendor request described in the *Vendor Requests* section. If this step is skipped, you may experience slow USB response, or even system instability, depending on the operating system.

4.4.2 Configuration

To access the 16 FPGA configuration interface (SelectMap), a USB interface is provided using Vendor Requests and bulk transfers. The basic configuration process is as follows:

USB Controller sends VR_SETUP_CONFIG (see *Vendor Requests*) with data representing which FPGA to configure. (F0 is 0x01, F1 is 0x02, F2 is 0x03...)

MCU on receiving this vendor request sets the PROG signal of the selected FPGA. This resets the FPGA and clears any configuration data it may already have. This Vendor request also selects the FPGA, so that SelectMap bus activity only affects the selected FPGA. Bulk transfers initiated after this command are interpreted as SelectMap transfers, rather than Main Bus transfers. (See *Main Bus access* above). This will be so until vendor request VR_SETUP_END is called.

USB Controller sends a bulk write USB request to EP2. Each byte of data in the bulk write is sent to the selected FPGA over the SelectMap bus, and the FPGA signal CCLK is pulsed once for each byte of data sent. For more on the SelectMap interface, see *Hardware: Configuration: SelectMap.* Note that the LSBit in the USB transaction is sent to the LSBit in the SelectMap interface, so bit swapping as described in the Virtex 4 Configuration Guide *UG071* is not required. A standard bit file from Xilinx bitgen can be transferred in binary over this USB interface to correctly configure an FPGA on the DN8000K10.

Unless the HOLDDONES option has been activated, the Virtex 4 FPGA will activate, following the activation command imbedded in the .bit stream file. The DONE signal will go high, lighting the green LED next to the FPGA labeled "FPGA Done".

The USB Controller sends a vendor request VR_SETUP_END. This request deselects the FPGA, so that further bulk requests are interpreted as Main Bus transactions. See *Main Bus accesses*.

4.4.3 Readback

Not recommended over SelectMap. Suggest Xilinx ChipScope Pro, which work over JTAG

Chapter

Hardware


The DN8000K10 was designed to be the densest emulation platform in the world. To achieve this goal, the FPGA chosen was the Virtex 4 LX200 FPGA, the largest FPGA available. Sixteen of these FPGAs were crammed onto the same PCB for ultra-high performance and maximum interconnect. Every general purpose IO on the largest available package (Flip-Chip BGA 1513) of each FPGA was connected as inter-FPGA interconnect or to an expansion header. The clock and memory interfaces are designed to operate at the full potential of the Virtex 4.

In order to support enough bandwidth to deliver real time data to your design at speed, the DN8000K10 is equipped with two optional Xilinx Virtex 4 FX100 with RocketIO Multi-Gigabit Transceivers. Serial connections over Fibre, Coax ribbon cable, and Coax SMA cables allow for a total aggregate 150 Gb/s off-board communication.

Every new feature offered by the Virtex 4 is fully supported including 1Gbs differential interconnect using Xilinx serdes pin multiplexing. The new 10Gbs MGTs on the DN8000K10 are connected to high-speed off-board connectors. SFP module connectors allow the use of the new Xilinx EMAC modules included in Virtex 4 FX parts.

1 Overview

The resources available to your emulation project include excessive inter-FPGA interconnect, daughter card signals, four memory interfaces.



Below is a block diagram of the DN8000K10

The following sections describe in detail each circuit on the DN8000K10. Note that Schematics appearing in this section are illustrative and may have had details omitted or have been modified for clarity and brevity. If you need to probe, modify or design around the DN8000K10 you will need to examine the complete schematics. See Appendix Schematics. An assembly drawing has also been provided to help you find probe points on the DN8000K10. See Appendix Assembly.

2 Configuration Circuit

2.1 Overview

The primary purpose of the configuration circuit on the DN8000K10 is to allow the user to configure the 16 Virtex 4 FPGAs using USB, JTAG, or automatically using a CompactFlash card. Secondary functions of the configuration circuit are to provide a USB interface to the user design, provide automatic configuration of the boards flexible clock sources, monitor power and temperature.


The circuit is designed to provide an easy configuration solution that will work out-of-the-box for most users. For special configuration requirements, the configuration circuitry is programmable. The Verilog code for the configuration FPGA and the C code for the microcontroller are both provided on the reference CD. This is provided for information only,

and any development work on these parts of the board should be done with the help of the Dini Group.

2.2 Configuration Options

The DN8000K10 allows the user to select from three FPGA configuration methods.

When a Virtex 4 FPGA is configured, the DONE pin on the FPGA is pulled high. The DN8000K10 has a green LED on each FPGA DONE pin to indicate the configuration status of each Virtex 4 FPGA, and on the configuration FPGA.



2.2.1 CompactFlash

The CompactFlash configuration option allows the user to store FPGA configuration files on a CompactFlash (or SmartMedia) card in the DN8000K10's media card slot.

When the DN8000K10 powers on, the microcontroller reads the contents of the CompactFlash card. If there is a file called "main.txt" on the root directory of the card, then the DN8000K10 will follow initialization instructions on that file.

Instructions in the main.txt file are read line-by-line and executed in order. The format of the file is non-case-sensitive.

A valid instruction is one of the following:

```
// <comment>
FPGA <fpga name>: <filename>
8442 <synth name> Clock Frequency: <number>Mhz
PH<phase number> Divide By: 2^<n>
GCLK<global clock> Select: <gc source>
DCGCLK<dc clock> select: <dc source> <number>Mhz
FX CLOCK FREQUENCY: <fx clockname> <number>Mhz
FX CLOCK SELECT: <fx clockname> <01>
Verbose Level: <level>
Sanity Check: <yn>
MAIN BUS 0x<address> 0x<data>
```

MCU REGISTER WRITE 0x<short addr> 0x<byte> // configuration register

<comment> can be any string of characters except for new line.

<fpga name> can be either F0, F1, F2, F3, F4, F5, F6, F7, F8, F9, F10, F11, F12, F13, F14 or F15

<filename> must be the name of a file on the root directory of the CompactFlash Card.

<synth name> can be PH0, PH1, PH2, REF.

<fx clock name> can be FX0_0, FX0_1, FX1_0, FX1_1

PH0-2 feed the global clock networks G0-G2.

REF feeds a dedicated global clock network.

FX0-1_0-1 are four synthesizers feeding the RocketIO MGTs on FPGA F0 and F12.

<number> can be a decimal integer or non-integer between 0 and 800. If a synthesizer is set outside its output range, the configuration circuit will program the synthesizer to the closest frequency that is within range. The FPGA clock inputs can only operate up to 500Mhz.
phase number> is the number of the synthesizer feeding one of the global clock networks.
This can be 0,1 or 2.

<n> can be an interger from 1 to 15.

<global clock> can be 0, 1 or 2.

<gc source> can be 8442, DIV, SMA or SS.

<dc clock> can be 0,1,2 or 3.

<dc source> can be DC0, DC1, DC2, DC3, DC5, DC6, DC7, or DC8.

<fx clockname> can be FX0_0, FX0_1, FX1_0, FX1_1

<0.1> can be 0 or 1

<le>evel> can be 0,1,2,3, or 4

<yn> can be Y or N

<address> can be an eight-digit hexidecimal number (32 bit)

<data> can be a eight-digit hexidecimal number (32 bit)

<short addr> can be a four-digit hexidecimal number (16 bit)

byte> can be a two-digit hexidecimal number (8 bit).

The following table describes the function of each of the available main.txt commands.

Instruction	Function
// <comment></comment>	The MCU performs no operation and moves to the next command.
// Comments	The Moo performs no operation and moves to the next community.

VERBOSE LEVEL: <level></level>	This command will set the amount of output the MCU will produce over the RS232 port during configuration. When level is set to 0, the MCU will produce only error output. Before this command is executed, the level is set to the default value 3.
FPGA <fpga name="">:<filename></filename></fpga>	The Virtex 4 FPGA specified by <fpga name=""> will be configured with the file named by <filename></filename></fpga>
SANITY CHECK: <yn></yn>	If <yn> is set to y, then the MCU will examine the headers in the .bit files on the SmartMedia card before using them to configure each FPGA. If the target FPGA annotated in the .bit file header is not the same type as the FPGA the MCU detects on the board, it will reject the file and flash the error LED.</yn>
	Before this command is executed, <yn> is set to the default value y.</yn>
	If you want to encrypt of compress your bit files, you will need to set <yn> to n. Encrypting bit files is not supported or recommended by Dini Group. Previous revisions of Xilinx parts have been vulnerable to permanent damage caused by bugs in the encryption circuitry.</yn>
GCLK <global clock=""> Select: <gc source></gc </global>	The MCU will set the source of the global clock network specified by <global clock=""> to the source specified by <gc source="">. The default setting is 8442.</gc></global>
	8442 causes the clock network to be sourced directly from the output of the clock synthesizer. DIV causes the clock network to be sources from the post-synthesizer divider. This divider value can be set using the PH DIVIDE BY: setting. SMA causes the clock network to be supplied by the SMA clock inputs. SS is reserved for future use. Currently this setting will output 48Mhz onto the global clock network.
8442 <synth name=""> Clock Frequency: <number>Mhz</number></synth>	The MCU will set the clock synthesizer specified by <synth name=""> to <number> MHz if possible. See the ICS8442 clock synthesizer datasheet for the capabilities of the clock synthesizer. The maximum output frequency of the 8442 clock synthesizer is 800Mhz, although the DN8000K10 will limit this to 500Mhz, because the Virtex 4 global clock inputs cannot operate above this frequency. When the clock synthesizer is outputting a frequency above 401Mhz, the duty cycle is not guaranteed to be 50%. This can be corrected using the Virtex 4 DCMs. If the synthesizer is not capable of outputting the frequency specified by <n>, the MCU will set the synthesizer to the closest output frequency available.</n></number></synth>
MAIN BUS 0x <address> 0x<data></data></address>	The MCU will write the 32 bit value <data> to the address <address> using the Main Bus interface. This interface is primarily designed for use with the reference design provided, but it can also be used by the user design. See the chapter Reference Design for a description of the Main Bus interface.</address></data>

MCU REGISTER WRITE 0x <short addr=""> 0x<byte></byte></short>	The MCU's memory space is written at the address <short addr=""> with the data byte></short>
	This instruction is not designed to be used by most users. See the USB Software chapter for the structure of the MCU address space.
FX CLOCK FREQUENCY: <fx clockname=""> <number>Mhz</number></fx>	The RocketIO clock synthesizer specified by <fx clockname=""> will be set to the frequency specified by <number> in MegaHertz. For Syntheziser FX0_1 and FX1_1 to be used by the RocketIO, they will have to be selected using the FX CLOCK SELECT instruction.</number></fx>
FX CLOCK SELECT: <fx clockname=""> <01></fx>	The RocketIO clock inputs will be set to one of two possible sources. Only FX0_1 and FX1_1 can have their sources selected.
	0 - 1 -
DCGCLK <dc clock=""> select: <dc source=""> <number>Mhz</number></dc></dc>	Each of the four global clock networks supplied by daughtercards can have their sources selected. <dc clock=""> specifies to which network the instruction applies. <dc source=""> selects which daughtercard clock input pin drives the network. <number> Should be set to the known frequency of the clock input. This allows the MCU to correctly configure the PLLs used to de-skew the clock network. If de-skewing is not desired, set this number to 0.</number></dc></dc>
	DCGCLK0 can be sourced from DC0 or DC1. DCGCLK1 can be sourced from DC2 or DC3. DCGCLK2 can be sourced from DC5 or DC6. DCGCLK3 can be sourced from DC7 or DC8.
PH <phase number=""> Divide By: 2^<n></n></phase>	The "Divide" clock specified by <phase number=""> will be set to 2 to the power of <n>. The "PH0" divide clock feeds global clock GCLK0, PH1 feeds GCLK1, and PH2 feeds GCLK2. The global clock networks are only supplied with this divided clock when the clock source is set to DIV. Otherwise, this setting will have no effect.</n></phase>

An example main.txt file:

```
FPGA F1: F1_file.bit
//this will load the configuration F1_file.bit into FPGA F0
8442 PH0 FREQUENCY: 65Mhz
GCLKO SELECT: 8442
// This will cause Aclk frequency to be
// 25*10=250 / 4 = 62.5Mhz
```


Even if you are planning to configure your Virtex 4 FPGAs using the USB interface, you may want to leave a CompactFlash card in the socket to automatically program your global and MGT clock settings. (Clocks may also be programmed using the provided USB application, or over the MCU RS232 terminal.)

2.2.2 Jtag


Jtag is the only configuration method on the DN8000K10 that does not use the Virtex 4 SelectMap configuration interface. When programming the user FPGAs over a JTAG cable plugged into J13, the DN8000K10 configuration circuitry is not used.

JTAG is a relatively slow interface, and most users should choose to configure over USB, SmartMedia. However, some users like JTAG configuration because it is simple and allows some debugging features not available over SelectMap.

To configure using JTAG, use a Xilinx Parallel cable IV, or Xilinx platform USB cable. The Xilinx program Jtag configuration program Impact can be run from within the ISE software. You should set the configuration speed of your JTAG cable to 4Mhz or below.



The JTAG signals TMS and TCK are buffered and distributed point-to-point to each FPGA. TDO connects to FPGA pin TDO on F15, the TDI pin of J200 connects to the TDI pin of FPGA F3. The order of the JTAG Chain is F3, F2, F1, F0, F4, F5, F6, F7, F11, F10, F9, F8, F12, F13, F14, F15.




If you ordered your DN8000K10 with one or more FPGAs not installed, then a bypass jumper is installed connecting the TDI pin to the TDO pin of the uninstalled FPGA. In this way, the JTAG chain remains intact.

The signal TCK is buffered in a 1:16 buffer. U209.

The signal TMS is buffered in a 1:4 buffer, and fanned out by 4

2.2.3 SelectMap

All other configuration methods use the Virtex 4 SelectMap interface. SelectMap is an 8-bit interface described in the Virtex-4 Configuration guide.



The SelectMap interface on the DN8000K10 is split into four separate interfaces, for electrical reasons. FPGA F0, F1, F2, F3 are on one segment, FPGA F4, F5, F6, F7 are on the next segment. FPGA F8, F9, F10, F11 are on a segment, and FPGA F12, F13, F14, F15 are on the last segment. All selectmap signals on a segment are point-to-point except for data and busy, which are bussed among the four.

The selectmap data signals can be used for the user application as interconnect, but this requires special consideration. The signals must be tri-stated until all FPGAs are done configuring, and re-configuration might be impaired.

2.2.4 IDE (Remote Compact Flash)



2.2.5 USB

The USB interface on the DN8000K10 is provided by the Cypress microcontroller unit. To use USB to configure the FPGAs, see Chapter X, The USB application.


USB can also be used to send information to and from your Virtex 4 user design. See Chapter X, the USB Application.

2.3 The Configuration FPGA

The configuration circuitry of the DN8000K10 is built around a Xilinx LX40 FPGA. The SelectMap interface of the user FPGAs is connected directly to the general purpose IOs of the Config FPGA, allowing the maximum flexibility of configuration. The Config FPGA also shares connectivity with the three user FPGAs over a 40-bit Main bus, allowing fast transfers from a computer to the user design over USB.

A powerful FPGA design comes preloaded in the Configuration FPGA allowing users full access to these features right out of the box. For those users who need special configuration behavior, the Configuration FPGA is easily programmed over a JTAG interface. All of the source code for the Configuration FPGA is provided on the user CD.

The Config FPGA is connected to the Cypress microcontroller's address and data busses, and all of the Config FPGA IOs are memory mapped into the Cypress microcontroller's address space. In this way, the microcontroller can monitor and control all configuration processes on the DN8000K10.




2.3.1 Config FPGA Configuration


The Config FPGA is hard-wired into Master Serial mode. After power up, the Config FPGA automatically clocks an external PROM, which serially programs the FPGA over the serial configuration pin (D_IN).

A green LED lights when pin DONE is high to show that the Config FPGA has configured successfully.


Both the Config FPGA and the serial prom are connected in a JTAG chain attached to J14.

As soon as the Config FPGA is configured, it resets the Cypress microcontroller and waits for instructions over the Microcontroller's address/data bus.





This makes it so that if the Configuration FPGA is not active, then none of the FPGAs can configure, not even over JTAG.



2.3.2 Smart Media / Compact Flash

In order to allow high-speed configuration of the user FPGAs from a SmartMedia card, the Config FPGA is connected directly to the data bus of the SmartMedia card socket.

Through the Configuration FPGA, the microcontroller is able to read configuration settings in the main.txt file. When the microcontroller program determines that the user wants to program the Virtex 4 FPGAs from files in the SmartMedia or Compact Flash card, it instructs the Config

FPGA to activate the Virtex 4's SelectMap interface and load configuration data from the SmartMedia card. The Config FPGA reads data out of the bit files in the Smart media card and sends them over the SelectMap bus to the user FPGAs.

In the schematics, you may notice the Smart Media data bus, SM[7:0], also connects to the microcontroller. These 8 data signals are also used to communicate USB bulk transfer data to the Configuration FPGA. The MCU does not have the ability to communicate with the Smart Media card directly.

2.3.3 MCU communication

The MCU communicates to the Config FPGA over its external memory interface, pins D[0:7] and A[0:15]. The Config FPGA is assigned an address range in the microcontroller's memory space.

The 480Mbs data rate of USB 2.0 is too fast for the microcontroller to pass over the memory mapped interface, so data going from USB 2.0 to the main bus or SelectMap interface through the microcontroller instead uses the Cypress CY7C68013 GPIF interface. The GPIF interface is capable of transferring data to and from USB without relying on the processor. The interface is clocked externally by the signal MCU_IFCLK, which is driven at 48Mhz from the Config FGPA.

2.3.4 Clock control

The Config FPGA connects to all of the control signals that configure the global clocking network on the DN8000K10. All of these signals are either connected directly to an IO on the Config FPGA, or to an IO expansion CPLD that the Config FPGA controls over a 4-wire bus. For a description of the interface between the Config FPGA and the CPLD IO expansion, see the section *Hardware: Clocking: Expansion CPLD*.

The clock control signals are:

ALLCLK_SDATA;	AN15
ALLCLK_SLOAD;	AC19
ALLCLK_SRST;	AB18
PH0CLK_SCLK;	AE21
PH0_MUXSEL0_2.5V;	AN2
PH0_MUXSEL1_2.5V;	AN3
PH1CLK_SCLK;	AF21
PH1_MUXSEL0_2.5V;	AK6
PH1_MUXSEL1_2.5V;	AL6
PH2CLK_SCLK;	AP15
PH2_MUXSEL0_2.5V;	AL13
PH2_MUXSEL1_2.5V;	AK13
FX0_CLK0_SCLK;	AJ22
FX0_CLK1_SCLK;	AJ21

FX1_CLK0_SCLK;	AC15
FX1_CLK1_SCLK;	AB15
REFCLK_SCLK;	B27
SYS_CLK;	M16
BREAK POINT#;	A5

Name

The following control signals are found connected to five expansion CPLDs. The interface specification between the Configuration FPGA and the expansion CPLDs is found in the *Hardware: Configuration: Expansion CPLD* section.

The control signals connected to the expansion CPLDs contain power monitor signals and daughter card clock multiplexer signals.

+1.2V_ <i>N</i> _OK#	These 16 signals, where N is 0-15 are outputs from the power supply
	monitors. These inputs are currently ignored.
+2.1V_OK#	This signal monitors the RocketIO +2.1V rail. It is currently ignored
+2.5V_ <i>N</i> _OK#	These 4 signals, where N is 0-3, monitors the four 2.5V rails. These
	inputs are currently ignored
+1.8V_N_OK#	These 2 inputs, where N is 0 or 1, monitors the two 1.8V DIMM rails.
	These inputs are currently ignored.

The next set of signals connects to the five clock buffers used to distribute the daughter card clock network from each daughter card to each FPGA. Since there are only four global clock networks, and 8 daughter card clock sources, a multiplexer is used to select from pairs of two daughter cards.

DC_GCLK <n>_<x>_PLLBYPASS#</x></n>	This signal connects to the PLLBYPASS signal
	of the clock buffer
DC_GCLK <n>_<x>_SEL0</x></n>	
DC_GCLK <n>_<x>_SEL1</x></n>	
DC_GCLK <n>_<x>_SEL2</x></n>	
DC_GCLK <n>_<x>_SEL3</x></n>	

<N> is $\{0|1|2|3\}$, corresponding to the 4 global DC clocks. See *Hardware: Clocks: Daughter card Clocks*

<X> is {L0, L1A, L1B, L1C, L1D}, corresponding to the 2 levels of the clock network.

DC_GCLK{0 1 2 3}_MR	Master reset signal to reset the buffers' PLLs.
DC_GCLK0_L0_DC1_DC0#	Selects between DC1 and DC0 to source GCLK0
DC_GCLK1_L0_DC3_DC2#	Selects between DC3 and DC4 to source GCLK1
DC_GCLK2_L0_DC6_DC5#	Selects between DC5 and DC6 to source GCLK2
DC_GCLK3_L0_DC8_DC7#	Selects between DC7 and DC8 to source GCLK3

PWR_UP


The signal physical connection can be found in Appendix Pins Other: Config FPGA

For information about how these control signals control the clock network, see *Hardware: Clocking resources*


2.3.5 RS232

The DN8000K10 has two RS232 headers. One (P2) is reserved for use by the microcontroller unit. The other (P1) is connected to the Config FPGA. The Config FPGA has one RX and one TX signal connected to each Virtex 4 FPGA. The Config FPGA will multiplex the RX and TX signals to the Virtex FPGAs to the RS232 header P1. To change the Virtex 4 FPGA that has access to the RS232 headers, you can use the provided USB application program, or you can change the setting on a terminal connected to the Microcontroller unit's RS232 port (P2).

Since RS232 uses a 12V signal levels, the RS232 signals from the Config FPGA are first buffered through a voltage translation buffer shown below.



On the underside of the DN8000K10, there are two duplicate RS232 ports (P7 and P8) that can be used if an installed daughter card is covering the headers on the front. These duplicate headers are not installed by default, but can be installed on request.



This goes to the front panel LCD display.

2.3.6 Main Bus control

The Configuration FPGA controls main bus using these registers:


See the section Hardware: FPGA Interconnect: Main Bus

2.3.7 LEDs <insert picture>

Here's what they mean:

2.3.8 Remote access LCD

Buttons



PSON connected to EPS connector.

2.3.9 IIC

There is a single IIC bus on the DN8000K10 connecting all IIC enabled chips on the board. On this bus are three MAX1617A temperature sensing chips (U3, U4, U24), two DDR2 SODIMM sockets, and a serial EPROM. The IIC bus is polled constantly by the MCU for temperature information. Functions for the DDR2 SODIMM IIC and serial prom are currently unimplemented.

2.3.10 Signal Descriptions

The signal pin out list for the Configuration FPGA can be found in the Appendix Pins Other. A brief description of those signals is found here.

2.4 FPGA configuration Process

This is what the DN8000K10 does after power up:

1) EEPROM

- 2) FLASH
- 3) Config FPGA
- 4) SmartMedia, CompactFlash, IDE
- 5) Load stuff
- 6) USB
- 7) RS232

For information regarding the JTAG interface and configuration, See Xilinx publication UG071, Virtex 4 configuration guide.

When configuring over USB or CompactFlash, the FPGAs are configured over the Virtex 4 SelectMap bus.

All SelectMap signals are connected directly to the Configuration FPGA. The SelectMap signals are:

D[0-7] SelectMap data signals.

PROGRAM_B Active low asynchronous reset to the configuration logic. This will cause the FPGA to become un-configured. The documentation refers to this signal as PROGn

DONE After the FPGA is configured, it is driven high by the FPGA.

INIT Low indicates that the FPGA configuration memory is cleared. After configuration, this could indicate and error.

RDWR_B Active low write enable. The Documentation refers to this signal as RDWR

BUSY When busy is high, the SelectMap configuration stream must stop until BUSY goes low.


CS_B SelectMap chip select. The documentation refers to this signal as CSn

CCLK Signals D[0:7], DONE, RDWR_B and CS_B are clocked on CCLK


Each Virtex 4 FPGA has a complete set of SelectMap signals connected point-to-point to the Config FPGA, except for FPGA B and C, who share signals D[0-7]. All signals are 2.5V CMOS signals except for D0-7 of FPGA A (Signals SELECTMAP_3V_D[0-7])

After a Virtex 4 FPGA is configured, it asserts the signal DONE. On the DN8000K10, these signals have an LED attached to each DONE signal placed near the upper corner of each FPGA.

FPGA F0 LED is DS46, F1 is DS52, and F2 is DS53



If your Virtex 4 FPGA design is failing to produce the intended (or any) results, you should check the DONE light above the FPGA to make sure it is configured correctly. The design files created by Xilinx bitgen software contain a CRC check, so if the Virtex 4 FPGA detects a CRC failure, there was a transmission error during configuration and the DONE light will not glow. The DN8000K10 microcontroller also checks the design files you send to make sure they are compiled for the FPGAs that are installed on your board. If they are not, then the microcontroller unit halts the configuration process. As a result, when the DONE light goes on, you will know that the configuration process was successful.




2.5 MCU

The operation of the Config FPGA is monitored and controlled by a Cypress CY7C68013 (FX2) microcontroller. The microcontroller also has a USB 2.0 interface that can be used to monitor the board, control configuration, or transfer data to and from the user FPGA design. Basic operation can be controlled over an RS232 link from a computer terminal.


The MCU is a standard 8051 instruction-set computer, except that all instructions are executed 4 cycles per instruction. The source code provided by the Dini Group on the user CD is supplied with a Keil microVision IDE project file suitable for creating the firmware binaries for use with the DN8000K10. For firmware update instructions see Controller Software: Updating the Firmware.

2.5.1 RS232

The primary method of user interaction with the DN8000K10 configuration circuitry is the MCU's RS232 port (P2). The Cypress CY7C68013 has two RS232 pins that are buffered through a 12V voltage translation buffer for use with a standard computer serial port.



The RS232 port will be able to communicate with a standard PC serial port set to 19200 baud, 8 data bits, no parity, and no handshaking. When you connect a computer terminal to the port and power on the DN8000K10, the firmware loaded on the microcontroller unit will display a menu on the terminal. This menu will allow you to control the basic configuration options of the DN8000K10 including configuration, clock frequencies, and the Virtex 4 FPGA RS232 ports.




The RS232 has a built-in UART and generates an interrupt when a character is recived.

2.5.2 Clocks

The Cypress CY7C68013 is also responsible for configuring the global clocks and rocketIO clock of the DN8000K10. The Cypress CY7C68013 MCU reads the file "main.txt" from the SmartMedia card in the socket (J24), and follows the users clock configuration commands.

See Chapter X, Section X, Clock Resources for clock use.



The 5 ICS8442 clock synthesizers on the DN8000K10 share a serial configuration bus, allowing the MCU to program them. Each synthesizer can be programmed with a different multiplication value and division value. The MCU is connected to this bus on general-purpose IO pins and bitbangs the ICS8442 serial programming signals. The SDATA, SRST, and SLOAD signals are bussed among all 8 synthesizers (G0, G1, G2, REFCLK, FX0_0, FX0_1, FX1_0, FX1_1). There is a separate SCLK signals for each synthesizer. Since the SLOAD signal is bussed, all 8 synthesizers must be set at the same time.

2.5.3 LEDs

The MCU is connected to 4 red LEDs that flash this code:

When LEDs are flashing, there has been an FPGA programming, or CompactFlash card error.




Figure 22 Config FPGA LEDs

2.5.4 Memory space


The Cypress microcontroller has two, 16-bit address spaces for instructions and data. The instruction address space, and the XDATA address space. In the code, memory locations in the XDATA address space are declared with the XDATA modifier. Externally, when the MCU is accessing XDATA memory, it asserts the MEM_OE signal. Both XDATA and instruction memory spaces use the MCU_DATA[7:0] signals to input data into the MCU. On the DN8000K10, this signal is used to select between an FLASH, and the Config FPGA and a SRAM. XDATA is mapped to the Config FPGA and SRAM, and the instruction space is mapped to the Flash.

The Cypress microprocessor has 8KB of internal RAM that is by default mapped to the first 8KB of addresses in the instruction address space. When the microprocessor code reads or writes to this memory, the external MCU_DATA bus is not used, but the internal memory. The

internal memory address range is from 0x0000 to 0x1FFF



When the Cypress MCU is reset (which happens after the Config FPGA is configured), it loads its boot code into its 8kB of internal memory from a serial EPROM (U13). The code in the EPROM instructs the MCU to copy the contents of the FLASH to the internal address range 0x0000 to 0x1FFF. In this way, the external flash can be reprogrammed to allow Dini Group to update the firmware of the DN8000K10.



The format of the data in the EPROM is as follows:


EEPROM	Value	Description
Address		
0	0xC0	Always 0xC0 for a configured CeUb2 device.
1	0xF8	Lower byte of Cesys USB vendor id (0x10F8).
2	0x10	Upper byte of Cesys USB vendor id (0x10F8).
3	0x00 - 0x01	0x00 for loader driver, 0x01 for CeUsb2 real
		driver.
4	0xC2	Always 0xC2 for a configured CeUsb2.
5	0xXX	Lower byte of the Cesys specific device
		identifier.
6	0xXX	Upper byte of the Cesys specific device
		identifier.
7	0x00	FX2 specific configuration byte, Always 0x00.

Figure 23 MCU Eprom format

2.5.5 Config FPGA Memory Space

The Configuration FPGA is connected to the MCU_DATA[7:0] signals, the MCU_ADDR[15:0] signals and the MEM_OE signal, allowing it to decode address accesses of the MCU. The Configuration FPGA is programmed to respond to accesses in the XDATA address space in the address range of 0xDF00 to 0xDFFF

Communication over the MCU memory bus to the Config FPGA is synchronized to the 24Mhz MCU_CLK (X3). For information regarding the timing of transactions on this bus, see the Cypress CY7C68013 user manual.



The following registers implemented in the Configuration FPGA are accessible as part of the MCU's XDATA address space.

Register Name	XDATA	Description
	Address	
DATA	DF00	Used when reading from SM but not configuring
COMMAND	DF01	Commands for the SM
ROW_LADDR	DF02	Holds lower 8-bits of SM address
ROW_HADDR	DF03	Holds upper 8-bits of SM address
ROW_XADDR	DF04	Holds extra bits of SM address


NUM_BYTES_0	DF05	Holds lower 8-bits of the number of bytes to read
NUM_BYTES_1	DF06	Holds upper bits of number of bytes to read in
BITS 1	DF07	BIT7: mcu_fpga_config_rd BIT6:
BITS_2	DF08	BIT4: FPGA_DONE BIT3 CPLD_idle BIT2:
SM_SIGNALS	DF09	
MCU XADDR	DF0A	Address register for upper FLASH/SRAM bits
MCU_CNTL	DF0B	Address register for upper FLASH/SRAM bits
FPGA SELECT	DF0C	$FPGA_select[5:0] = bits 5:0$
PPC_RS232_ABSELECT	DF0D	Does nothing on the DN8000k10
PPC_RS232_CDSELECT	DF0E	Does nothing on the DN8000K10
FPGA_CNTRL	DF0F	bits[1:0] = 01 (write address), 10 (data write), 11
FPGA_BE	DF10	select byte in addr, read, and data bytes
FPGA_RD_DATA	DF11	
FPGA_WR_DATA	DF12	
FPGA_ADDR	DF13	
FPGA_ERROR	DF14	
GPIF_DATA	DF20	
GPIF_ERROR	DF21	
HOLD_DONES	DF22	
STATES	DF23	[7:4] = GPIF_STATE, [3:0] = FPGA_STATE
FPGA_FREQ_H	DF24	
FPGA_FREQ_SEL	DF25	
FPGA_FREQ_L	DF26	
MCU_STUFFING1	DF27	
MCU_STUFFING2	DF28	
SERIAL_CLK_CTRL_0	DF29	
SERIAL_CLK_CTRL_1	DF30	
MB80_1_CTRL0	DF36	
MB80_1_CTRL1	DF37	
MB80_2_CTRL0	DF38	
FPGA_COMMUNICATION	DF39	
MB80_2_CTRL1	DF40	
MB64_1_CTRL	DF41	
MB64_2_CTRL	DF42	
MB64_3_CTRL	DF43	
CPLD_CS_N_CTRL	DF44	
CPLD_DATA	DF45	
CPLD_ADDR	DF46	
GCLK_MSEL_CTRL	DF47	
FPGA_PH0_DVAL	DF48	
FPGA_PH1_DVAL	DF49	
FPGA_PH2_DVAL	DF50	

CF_REG_OFFSET	DFE	
NEW_CONFIG_VERSION	DFFD	
NEW_BOARD_VERSION	DFFE	
OLD_BOARD_VERSION	DFFF	

These registers can be written to from the USB interface. See USB Software: Programmers Guide.

2.5.6 Flash and SRAM memory space

The XDATA memory range 0x1FFF to 0xDEFF is mapped to an external SRAM.



The XDATA memory range 0x1FFF to 0xDFFF is mapped to an external Flash

2.5.7 USB

The MCU usb interface is built-in to the Cypress FX2 chip hardware. The USB protocol including timing, packetization buffering, error correction and mandatory USB device features are all implemented in hardware, without any code or external hardware interaction. The FX2 supports USB 1.1 (12Mbs) or USB 2.0 (480Mbs). The FX2 is capable of handling USB Control, Bulk, Isochronous and Vendor type transactions. Interrupt type transactions are not supported. The DN8000K10 firmware supports Bulk and Vendor type transfers. The FX2 responds to certain mandatory Control type transfers without requiring microcontroller code. Other than these, the DN8000K10 uses no Control transfers.

Bulk transfers are used to configure FPGAs using the Virtex-4 selectmap bus, and to communicate with the FPGA design using the MB80B bus. The FX2 allows Bulk transfers to 5 endpoints:

EP0 is controlled by FX2 hardware, and is not used by the DN8000K10 firmware. EP1, 4 and 8 are supported by the FX2 and defined, but are not used by the DN8000K10 firmware.

EP2 is input. (USB Bulk Write). This is used to configure FPGAs and to communicate to the

Main Bus

EP6 is output (USB Bulk read). This is used to read from the Main Bus. A hardware buffer in the FX2 of configurable size (0 to 1024 bytes)

The USB type B connector on the DN8000K10 (J203) is connected directly to the USB pins on the Cypress MCU. Some transient protection is provided.





Figure 24 USB Connector

The Cypress receives a 24Mhz clock from an oscillator (X3). The Cypress internally multiplies this clock to 480Mhz for USB 2.0 and 48Mhz for GPIF operation. The core runs at 24Mhz along with the external memory interface. Communication over this external memory interface is clocked using the MCU_IFCLK signal driven from the MCU at 48Mhz. (The Config FPGA communicates over main bus with the Virtex 4 FPGAs using a separate 48Mhz oscillator (X1) and distributes this clock to each FPGA including itself)

DN8000K10 draws no power from USB. It uses VBUS to signal MCU about USB.



Data transfer through FX2 device starts with a request from a user mode program. Firmware may reply this request immediately or performs data transfer with an external component before it replies the user. As stated before firmwares are free to use their own logic for data transfer, however GPIF is the most powerful and fastest way for communicate with the external world for FX2.

Following is 2 different data transfer processes through GPIF:

- 3 Reading data with GPIF FIFO read transitions:
- a. User mode application sends a GPIF FIFO read request to the firmware with bulk data transfer request.
- b. Firmware should have the ability to start GPIF for FIFO read, starting the transition, checking the ready signals if available, checking the amount of data retrieved, ending a request either with error or with some data and so on. If so, firmware reads data from the external component if the ready signal(s) requirement is met and GPIF internal FIFOs are not full, regardless of the user request. For doing this, GPIF toggles FIFO read signal. Toggling depends on the GPIF waveform programmed. Notice that FIFO operations do not use addressing. c. External component connected to the GPIF replies read requests and puts data on the data bus sequentially. GPIF also takes this data and puts it into its internal FIFOs.
- d. Firmware replies to the user mode request if there is data to be sent in the GPIF FIFOs. Some firmwares have the ability to skip a request and return with 0 byte or less than the required amount of data.
- 4 Writing data with GPIF FIFO write transitions:
- a. User mode application sends a GPIF FIFO write request to the firmware with bulk data transfer request.
- b. Firmware should have the ability to start GPIF for FIFO write, starting the transition, checking the ready signals if available, checking the amount of data retrieved, ending a request either with error or success and so on. If so, firmware sends data to the external component if the ready signal(s) requirement is met and GPIF internal FIFOs are not empty, regardless of the

user request. For doing this GPIF toggles FIFO write signal. Whit every toggle it puts the next data byte on the bus. Toggling depends on the GPIF waveform programmed. Notice that FIFO operations do not use addressing.

- c. External component connected to the GPIF replies write requests and gets the data on the data bus sequentially.
- d. Firmware replies to the user mode request with success or error.

A waveform descriptor in internal RAM describes the behavior of each of the GPIF signals. The waveform descriptor is loaded into the GPIF registers by the FX2 firmware during initialization, and it is then used throughout the execution of the code to perform transactions over the GPIF interface. FX2 software enables loading another user supplied waveform descriptor, (see CeUsb2 API or CeUsb2 generic firmware interface documentation) if this feature is implemented in the firmware.

The windows WDM drivers for the DN8000K10 are general-purpose kernel-mode drivers (ezusb.sys) supplied by Cypress. The source code of the driver module is included on the user CD.

2.5.8 CompactFlash

The CompactFlash card socket data pins are bussed between the Cypress MCU GPIF pins, and Configuration FPGA IOs on the signals (SMD0-SMD7). These signals lines are used by the Configuration FPGA to read the main.txt file from the CompactFlash card. They are connected to the MCU only to preserve pins. The MCU uses these signals as data pins in the GPIF interface between the MCU and the configuration FPGA. The MCU does not access the CompactFlash, SmartMedia, or IDE interfaces directly.

See Configuration Options, CompactFlash




Figure 25 CompactFlash socket

3 Clocking

The clocking circuitry on the DN8000K10 is designed for high-speed operation. The flexible clock design should meet the most difficult clocking needs, allowing 7 totally asynchronous, controllable clock sources for the entire sixteen FPGA array.

All global clock networks are differential, LVDS signaled, low skew, low jitter clocks. The programmable clock sources provided by the DN8000K10 are suitable for running 250Mhz DDR2 memory interfaces, and inter-FPGA interconnects as fast as 1Gb/s.

In addition, each Virtex 4 FX100 FPGA is provided with two ultra-low jitter reference clocks suitable for 10Gb/s serial IO for off-board communication.




Figure 26 DN8000K10 clock network block diagram

The primary clocks on the DN8000K10 are the three "global clocks phases" G0, G1 and G2. Each of the global clock networks can be driven by a ICS8442 frequency synthesizer, a pair of differential SMA inputs, or the configuration FPGA for special clock requirements (single-stepping...) The Configuration FPGA connection also allows the division of the outputs from the frequency synthesizer to well below the range of the ICS8442.

Refclk is a global clock tree that is driven from an ICS8442 freugency synthesizer.

DCCLK0, DCCLK1, DCCLK2 and DCCLK3 are global clock networks that are sourced from the MegArray daughtercard connectors.

A feedback clock from the outputs of each of the global clock networks feeds back into the configuration FPGA to allow it to synchronize it's IO over the Main Bus interface, and to provide a clock counter for the USB Application to display.


The configuration FPGA is supplied with a dedicated 48Mhz clock, making all of the global clock networks available for user.

FPGA NAME	F1, F2, F5, F6	F4, F7	F5, F15	F0 ("FX0")
	F9, F10, F13, F14	F8, F11		F12 ("FX1")
Signal Name				

DC_GCLK0_P	P22	P22	P22	H19
DC_GCLK0_N	P21	P21	P21	H18
DC_GCLK1_P	AJ21	AJ21	AJ21	AE21
DC_GCLK1_N	AJ20	AJ20	AJ20	AF21
DC_GCLK2_P	AG20	AG20	AG20	AE18
DC_GCLK2_N	AF20	AF20	AF20	AE17
DC_GCLK3_P	L20	L20	L20	J14
DC_GCLK3_N	L19	L19	L19	K14
GCLK_PH0_P	AH20	AH20	AH20	AD21
GCLK_PH0_N	AH19	AH19	AH19	AD20
GCLK_PH1_P	L21	L21	L21	L15
GCLK_PH1_N	K21	K21	K21	L14
GCLK_PH2_P	AF19	AF19	AF19	AF16
GCLK_PH2_N	AF18	AF18	AF18	AE16
REFCLK_P	M21	J21	P20	J16
REFCLK_N	M20	J20	N20	J15
GC_SPARE_P	AH18	AH18		
GC_SPARE_N	AG18	AG18		


3.1 Global Clocks

The three main global clocks are driven by ICS8442 clock synthesizers, each capable of producing frequencies from 31 to 500Mhz. The clock synthesizers can be programmed from a CompactFlash card, from the USB GUI application (See *Controller Software: USB Controller*) or left at their default values (GCLK0 100Mhz, GCLK1 100Mhz, GCLK2 38.8Mhz).



The GCLK0, GCLK1 and GCLK2 networks are sourced by a multiplexer allowing the user to select from the ISC8442 clock synthesizer, SMA inputs and the Configuration FPGA.. The outputs of the multiplexers are buffered 1:18 to each of the 16 Virtex 4 FPGAs, into the Configuration FPGA, and to a differential testpoint located near the center of the DN8000K10 (labeled "PH0" "PH1" and "PH2"). The arrival of the clocks at each of these destinations of synchronized.


3.1.1 ICS 8442 Phases The synthesizers are called PH0, PH1, and PH2



Each ICS8442 has an internal multiplication PLL that can operate between 250 and 700 MHz. With 1, 2, 4, or 8x division on the output, the possible output frequencies are 31.25 – 700Mhz. Only 500Mhz output frequencies are allowed by the software, because Virtex-4 FPGAs cannot accept a faster clock on the "GC" pins to which the global clock networks are connected.

The synthesizers are always configured in serial mode. The Serial configuration bus of the ICS8442 is connected to the Cypress MCU GPIF pins and controlled through software. The TEST output is in "FOUT" mode and connected to a test point labeled "PH0CLK", "PH1CLK" or "PH2CLK".

The crystal inputs are parallel resonant, fundamental mode. HC49-UP, surface mount crystals. Suitable custom crystals can be found at gedlm.com



Each global clock is delivered to the FPGA as an LVDS, differential clock. The IO input on this clock should be configured as a differential clock input (the IBUFGDS primitive).

The example below shows the Verilog instantiation of this module, using the ACLK signal.

Wire aclk_ibufds;

IBUFGDS ACLK_IBUFG (.O(aclk_ibufg), .I(ACLK), .IB(ACLKn));

The signal aclk_ibufds should then be fed to either a BUFG or a DCM before being used as an internal clock for FPGA logic.

To set the frequency of these synthesizers via the Main.txt file (described in the Hardware:Configuration Circuit:Options:CompactFlash) use the following syntax

// main.txt file

8442 <synth name> Clock Frequency: <number>Mhz

Where <synth name> is PH0, PH1, PH2, REF,

Also, when using the synthesizer for GCLK0 (PH0), GCLK1 (PH1), GCLK2 (PH2), you must correctly set the source of GCLK0,1,2 to "8442".

// main.txt file

GCLK<global clock> Select: 8442

<global clock> must be 0,1, or 2.

3.1.2 RocketIO Clock Synthesizers

The RocketIO clock synthesizers are named FX0_0, FX0_1, FX1_0, FX1_1.

// main.txt file

FX Clock Frequency: <clock name> <number>Mhz

3.1.3 SS (Single Step) Clocks


This feature has not been implemented. Contact support@dinigroup.com for assistance.

Compact Flash Card syntax

This is the syntax.

There is a break signal. This causes the single-step clock to stop. The signals are negative logic and wire-or'ed together, 4 FPGAs per signal.

BREAK_POINT0# is for FPGAs F0, F1, F2, and F3. BREAK_POINT1# is for FPGAS F4, F5, F6, and F7. BREAK_POINT2# is for FPGAS F8, F9, F10, and F11. BREAK_POINT3# is for FPGAS F12, F13, F14, and F15.



These four signals are then Or'd again and read by the configuration FPGA.

This feature has not been implemented. Contact support@dinigroup.com for assistance.

3.1.4 DIV Clocks


If a clock is required below the frequency threshold of the ICS8442 (31Mhz), you must select the "DIV" as the source of the global clock network. This can be done from the USB Controller software in the clock setup control panel.

// main.txt file GCLK0 SELECT: DIV // enables divide clock

Figure 27 DIV Clock selection syntax example

3.1.5 User Clock

The DN8000K10 has an SMA pair for each of the three global clock networks G0, G1 and G2 for inputting clocks. The expected signaling standard for the input is LDVS



J226 G0 UserClock+

J227 G0 UserClock-

J228 G1 UserClock+

J229 G1 UserClock-

J230 G2 UserClock+

J231 G2 UserClock-




Figure 28 User clock input SMAs

The SMA pairs can be found at the lower, right-hand corner of the board. They are labeled "EXTCLK_PH0", "EXTCLK_PH1", and "EXTCLK_PH2"

// main.txt file GCLK0 SELECT SMA

Figure 29 SMA select syntax example

3.2 Reference Clock


A fourth ICS8442 synthesizer drives its own, dedicated global clock network. This Synthesizer's output can be programmed like PH0, Ph1 and Ph2, but cannot be divided by the configuration FPGA and cannot be driven from SMA inputs.

By convention, this clock is set to 200Mhz, and used to provide the reference clock for the Virtex-4 IDELAYCTL module, which requires it. However, REFCLK can be used for any purpose and set to any frequency in the range 31-700Mhz. The reference crystal is 25.0Mhz.

The IDELAYCTL module requires a clock in the range 190-210Mhz. This frequency can also be generated easily from any of the other global clock networks (at least 7.5Mhz) using the FPGA's frequency synthesis capabilities. (The "FX" output of the DCM).

3.3 Daughter card clocks

Four global clock networks are provided that are sourced from the daughtercard headers. The network "DC0CLK" can be sourced from the headers DC0 or DC1, "DC1CLK" can be sourced from DC2 or DC3. "DC2CLK" can be sourced from DC5 or DC6. "DC3CLK' can be sourced from DC7 or DC8. The headers DC4 and DC9 have no global clock sourcing capabilities.




The selection of daughtercard clock sources can be made from the USB GUI application, or by entering a command on the CompactFlash main.txt file.

```
// CompactFlash
// Main.txt file
DCLK: DCB 200MHz
```

Figure 30 Example DC clock select syntax

The clock tree is distributed through two levels of 1:4 PLL buffers with multiplexer inputs. The first level distributes the clock to the second level, and feeds back to the source daughtercards to allow the daughtercard to synchronize the output. The PLL in the buffers has a wide frequency range, but the PLL mode of each PLL must be set in order for the PLL to lock. This setting is made in the main.txt file. The PLL can also be bypassed for low-speed operation, or if synchronization is not needed or desired.



3.4 FPGA clock banks

This is F10 as an example.


NOTE: THIS NO-LOAD RESISTOR IS USED TO PROVIDE PADS FOR ACCESS TO A SPARE GC CLOCK INPUT. RESISTOR LOADED ON TOPSIDE OF BOARD.

DCI is hooked up.

Reset and BREAK are in this bank.

DDR FB should be from the size of the RefClk,.

3.5 Expansion CLPD



CPLD Name	MCU Accessed Functions	FX Accessed Functions
Q0 (Quadrant 0)	 Control of leaf-level, zero-delay buffers in daughter card global clock trees. Monitoring of power regulator comparator outputs: +1.2V_0, +1.2V_1, +1.2V_4, +1.2V_5, +2.5V_0, +2.2V 	None
Q1 (Quadrant 1)	 Control of leaf-level, zero-delay buffers in daughter card global clock trees. Monitoring of power regulator comparator outputs: +1.2V_2, +1.2V_3, +1.2V_6, +1.2V_7, +2.5V_1, +1.8_0 	None
Q2 (Quadrant 2)	 Control of leaf-level, zero-delay buffers in daughter card global clock trees. Monitoring of power regulator comparator outputs: +1.2V_10, +1.2V_11, +1.2V_14, +1.2V_15, +2.5V_2, +1.8_1 	None
Q3 (Quadrant 3)	 Control of leaf-level, zero-delay buffers in daughter card global clock trees. Monitoring of power regulator comparator outputs: +1.2V_8, +1.2V_9, +1.2V_12, +1.2V_13, +2.5V_3 	None
CNTR (Center)	 Control of top-level, zero-delay buffers in daughter card global clock trees. 	None

	Tree buffer master resets. Daughter card clock multiplexer selects.	
FX0 (RIO top)	 Control of RIO clock synthesizers and multiplexers. 	 Control and status I/O for XFP and SFP modules.
FX1 (RIO bottom)	Control of RIO clock synthesizers and multiplexers.	 Control and status I/O for XFP and SFP modules.

Table 6.1 I/O Expansion CPLD Functions

3.5.1 FX CLPD See: RocketIO: CPLD

4 Reset Topology

4.1 Reset Configuration

The system reset configuration implements the following reset policies:

- If any regulator output is below threshold, the board system reset will be held asserted. This is accomplished by
 connecting all regulator monitor comparators onto a "wired-OR" bus line, which is sensed by the supervisory
 chip.
- If any rail connected to the config section FPGA and/or the config FPGA configuration PROM is below threshold, then the FPGA/PROM system is held in an "initialize" or reset state.
- Prior to the config FPGA being configured, the array FPGAs is held in an "initialize" or reset state. Figure 10.2 illustrates the reset arrangement used on the Triton board.






Figure 10.2 Triton Reset Arrangement




The user may also assert reset by pressing S3, "Hard reset" This will trigger the reset signal "SYS_RSTn" which is monitored by the Config FPGA. When SYS_RST is asserted, the Config FPGA resets the Virtex 4 FPGAs, causing them to lose their configuration data and deactivate. The Config FPGA also causes a reset on the Microcontroller unit, which will cause the microcontroller to reload configuration instructions from the Smart Media card. USB contact will be lost with the USB host, and the DN8000K10 will have to re-enumerate.

There is a second button, S2 called "Soft Reset". When this button is pressed, the signal "RESET_FPGAn" is asserted. This signal is sent to the Virtex 4 FPGAs on a user IO pin, and could be used by the user design as a reset signal. This signal is also asserted to all FPGAs after any FPGA becomes configured. RESET_FPGAn is an asynchronous signal.



The above circuit shows how two LTC2900 voltage monitors are daisy chained together to monitor 5 different voltages.

Each FPGA is also connected to a temperature monitor. The Virtex 4 FPGA can easily overheat if a heatsink and fan are not used. The recommended operating temperature for the Virtex 4 is 85°C. The absolute maximum temperature for operation is 125°C. If at any time the junction temperature of the Virtex 4 exceeds 85°C, the Microcontroller will reset the FPGAs, causing them to lose their configuration data. An overheating FPGA could be the result of a misconfiguration, a clock that is set incorrectly, or an inadequate heatsink unit. The heatsink and fan assembly that comes with the DN8000K10 is appropriate for dissipating the amount of heat energy that almost any useful application would be capable of generating.




This circuit shows the MAX1617 temperature monitor. The IIC bus is connected to the Cypress microcontroller.

5 Power

The DN8000K10 gets its power from the 12V rail on 3 EPS power connectors (P200, P201, P202). A 500W EPS power supply is supplied with your board.





PS ON goes to P203.3

ATX_OK lights the LED DS137

The main rails of the DN8000K10 are:

- 1.2V_0, 1.2V_1, 1.2V_2, 1.2V_3, 1.2V_4, 1.2V_5, 1.2V_6, 1.2V_7, 1.2V_8, 1.2V_9, 1.2V_10, 1.2V_11, 1.2V_12, 1.2V_13, 1.2V_14, 1.2V_15, 1.2V_16 This is the supply rail used for the internal digital logic of Virtex 4 FPGAs. There is one dedicated power supply for each of the 16 user FPGAs, and one for the Configuration FPGA. Separate supply rails for each FPGA provides good isolation between FPGAs from switching noise.
- 1.8V_0, 1.8V_1 This is used for IO signaling and internal logic of DDR2 SDRAM memory. It is also used to supply some Gigabit optical modules.
- 2.5V_0, 2.5V_1, 2.5V_2, 2.5V_3 This is used to power FPGA interconnect with low-power LVDS. It is also used as the analog power supply on the Virtex 4 FPGAs. 2.5V_0 provides current to F0, F1, F4, F5. 2.5V_1 provides current to F2, F3, F6, F7. 2.5V_2 provides current to F10, F11, F14, F15, and the configuration FPGA. 2.5_3 provides current to F8, F9, F12, F13. +2.5V_0 supplies current for VCC_FX0_MGT15 +2.5V_3 supplies current for VCC_FX1_MGT15
- 3.3V This voltage supplies the LVDS clock distribution trees. It is also used to
 power the LVTTL interfaces of the Cypress microcontroller, Smart Media and
 Compact Flash cards.
- 5.0V provides signal voltage for IDE interface +5.0V supplies current for VCC_FX0_MGT25 and VCC_FX1_MGT25
- 12V All switching power regulators draw their current from the 12V rail. This rail is drawn directly from the EPS power supply.
- 2.1V To provide high-frequency isolation of the MGT RocketIOs on FX0 and FX1, all analog power rails for Multi-gigabit transceivers are derived from a 2.1V switching power regulator PSU140. The following nets are derived from the +2.1V net:

VCC_FX0_MGT12_0

VCC_FX0_MGT12_1

VCC_FX0_MGT12_2

VCC_FX1_MGT12_0

VCC FX1 MGT12 1

VCC_FX1_MGT12_2

The DN8000K10 also has these secondary rails:

- VTT0 (0.9V) – This voltage is used to terminate the SSTL18 signaling of the DDR2 memory module.


- RocketIO 1.2V top, 1.2V right, 1.2V bottom These linear regulated rails are very low noise supplies for the RocketIO CML inputs and outputs. They are isolated from each other to improve the isolation of multiple RocketIO channels operating simultaneously.
- RocketIO 1.5V This linearly regulated voltage rail supplies the internal digital logic of the RocketIOs.
- RocketIO 2.5V this linearly regulated voltage rail supplies the internal analog circuits of the RocketIO.
- XFP VEE5 Power for this rail is not supplied by the DN8000K10, but is required for the operation of PECL optical modules. To power this rail, you will need to connect an external power connector to the board from a low-noise voltage supply.

There are test points for measuring the voltage levels of each rail near the top left of the DN8000K10. Each rail is monitored by a voltage monitor circuit, and will cause a reset if any of the primary supplies drop 5% or more below their set points.

There are also LEDs next to each test point to indicate the presence of each voltage rail. These LEDs do not indicate that a rail is within 5% of its set point, only that the rail is present and above 1.6V. A power OK led shows the status of the ATX power supply's PWR_OK signal. If this LED is lit, then +5.0V and +3.3V (and +12V –12V) are within 5% of their set points.

5.1 Switching power supplies


The main power rails for the Virtex 4 FPGAs are produced on board with three 20A switching power supplies, one for each of 1.8V, 2.5V, and 1.2V.



The DN8000K10 is shipped with a fun mounted above the power supplies to help keep them cool. If you need to remove this fan, the DN8000K10 will function properly without it, but be careful not to touch the power supplies with your fingers because they will burn!

Each power supply is protected with a 15A fuse on the inputs. If you need to operate the DN8000K10 with more than 15A of current for a power supply, you can change this fuse, but you need to find a heatsink solution for keeping the Virtex 4 FPGAs cool. The heatsink and fan provided are appropriate for a power consumption of about 10-15W per FPGA.

Each of the primary power rails (5.0, 3.3, 2.5, 1.8, 1.2) is monitored for under voltage. If the voltage monitor circuit detects a low voltage, it will hold the board in reset until the supply is back within 5% of its set point. See section X, Reset Circuit for information on reset.



Reset set to 15us

There are fuses on the power supplies.

5.2 Secondary Power Supplies

The secondary power supplies are derived from a primary supply.

5.2.1 DDR2 Termination Power

DDR2 memory modules use the SSTL18 signaling standard. Properly terminating SSTL18 requires a termination power supply of 0.9V. Since as much as 1.6 Amps of termination current are needed, a switching power supply is required.


The ML6554 produces up to 3A of the required 0.9V termination power rail along with a stable 0.9V reference voltage supply.


5.2.2 MGT Power

Power for the Virtex 4 MGTs are isolated from other supply noise through linear regulators.

U326, U323, U324, U325 supply power for FPGA F0's RocketIO. U331, U329, U328, U330 supply power for FPGA F1's RocketIO.

All analog supplies are referenced against the GND net. GND on the 8000K10 is shared among analog, digital and chassis.







Five linear rails

5.2.3 Optical Module Power


Optional optical modules have a variety of power supply requirements, most of which are met by the DN8000K10.



Since the DN8000K10 has no negative voltage supply, it cannot generate the –5.2V required to supply ECL-based optical transceiver modules. Auxiliary power connectors, J278 (F0) and J280 (F12), is provided to connect to an external voltage supply if ECL signaling is required.




The 1.8V XFP power is supplied from the same +1.8V power regulators that supply the SODIMM modules. Since this supply might be adjusted by the customer for daughter card compatibility, a jumper, R3 and 230 has been added to allow the XFP headers to be disconnected from the SODIMM power nets. Headers, J277 (F0) and J279 (F12) have been connected to the XFP power net to provide an alternative means to supply the XFP headers.




5.2.4 VBATT

The DN8000K10 supports bit stream encryption by providing a battery socket. VBATT is connected to all 16 VBATT pins on the FPGAs. Use battery size 364, Positive side up.



5.3 Power distribution

The power system on the DN8000K10 is designed to minimize power loss by distributing current on the 12V net supplied by the EPS power supply connector to each FPGA, and using dedicated point-of-load power converters generate all of the FPGA power requirements. In this way, each lower-voltage rail is able to adjust output voltage independently, and FPGAs' transient current draws do not affect the voltage available to other FPGAs.



Each FPGA has a dedicated 1.2V switching power supply module associated with it. Each group of 4 FPGAs has a 2.5V switching power supply associated with it. The configuration

FPGA also receives 2.5V power from one of these four 2.5V supplies. FPGAs F1 and F2 share one 1.8V power supply and FPGAs F13 and F14 share one 1.8V switching power supply. The few devices on the board that require 5.0V or 12V power receive this power directly from the EPS power supply connector.

Power for the RocketIO MGT power input pins is derived from a 2.1V switching power supply module. More details on the MGT power system can be found in the section *Hardware: MGT Serial Resources: MGT Power*

5.3.1 Bypassing

The power supply bypassing on the DN8000K10 on each of the 1.2V internal rails is sufficient for a fully loaded FPGA design to operate at 500Mhz.

The 2.5V power rails have sufficient bypassing for all inter-FPGA and daughter card signals to be switching simultaneously using the LVDS standard at 500Mhz.

The 1.8V rails have sufficient bypassing for each FPGA bank operating at 1.8V to use the maximum allowed number of IOs using SSTL18_I operating at 350Mhz. See the *Virtex 4 User Guide* for SSO restrictions.

12V and 5V have no high-speed circuitry attached.

5.3.2 VCCAUX

The FPGA VCCAUX power pins are each supplied by the 2.5V rail associated with each FPGA. The VCCAUX power net is filtered through two ferrite inductors in parallel per FPGA and ceramic capacitors.

5.4 Cooling

Each of the seventeen V4 FPGAs is cooled using a heat sink/fan assembly. These assemblies are mounted to the PWB to avoid placing mechanical stress on the BGA top cases. The selected assembly, Cofan KEM-202B-12, has a θca rating of 1.2°C per Watt. The Xilinx packaging specification UG075 shows a maximum junction-to-case temperature of 0.5°C/W. They total thermal resistance of the 1.7°C/W should allow total device dissipation of 20.5W at 50°C ambient with a max junction temperature of 85°C.


The chassis also features two cooling fans mounted to the front panel, which exhaust out the back panel. These fans are required when running the DN8000K10 within the enclosure.

According to Xilinx online power estimator tool, a fully utilized FPGA running at 300Mhz can draw more than 30W of power. With this much power used in each FPGA, the DN8000K10 can dissipate 480 or more Watts of heat. For non-trivial designs, a heatsink must be used with the Virtex 4 FPGA.


The configuration circuitry on the DN8000K10 monitors core temperatures of each FPGA, so users should not have to manually check FPGA temperature readings. By default, the

configuration circuit monitors FPGA temperatures continuously, and de-configures any FPGA that exceeds the temperature reset threshold of 80°C. The Xilinx datasheets shows a maximum recommended operating temperature of 85°C, but the default is 80°C to warn the user of the approaching problem. The threshold can be changed to a different value using the RS232 interface, or via CompactFlash card instructions in main.txt

You can derate timing for temperature at the rate of 0.35% per degree over 85. Xilinx Answer 1116 on the Xilinx website.



Above: The FPGA temperature monitor circuit. The MAX1617's IIC bus is connected to the Configuration FPGA. The MCU polls all 16 FPGA once every second. The SMBCLK and SMBDATA pins on the temperature monitor device are connected to the DN8000K10 IIC bus. See *Hardware: IIC*




Each FPGA active heatsink requires 12V power to operate. Each FPGA has a fan power connector next to it. The fan tachometer signal is connected to the configuration FPGA.

Two three-pin right angle fan connectors are located on the right edge of the board for use with a case fan. These are unused in the optional DN8000K10 chassis assembly.

6 FPGA Interconnect

The DN8000K10 was designed to maximize the amount of interconnect between the two primary Virtex 4 FPGAs A and B. This interconnect was routed as tightly coupled differential LVDS to provide the best immunity to power supply and cross talk noise so that your interconnect can operate at the full switching speed of the output buffers. Following Xilinx recommendations, the interconnect on the DN8000K10 was designed to operate at 1Gb/s for every LVDS pair. (Note 1Gb/s operation requires the fasted speed-grade part, LX200 –12) In order to achieve such breakneck speeds, you will need to operate the busses of signals using a source-synchronous clocking scheme. The interconnect signals on the DN8000K10 have been optimized to operate in data lanes. There are 2 or 3 lanes connecting each horizontal or vertically adjacent FPGA in the 4x4 FPGA array. Each lane has 4 differential LVDS source-synchronous clocks in each direction. These clock signals can also be used as additional data signals, but can only be operated in one direction. For a complete pin out of the Virtex 4 FPGA interconnect, along with a breakdown of lane assignments, see Appendix FPGA pins.



6.1 High speed Serdes support

Clocking incoming data at high speeds required the used of the each input's delay buffer to align each bit. The incoming clock needs to be adjusted and used to clock the inputs within its lane. This process can be automated by the use of the new Virtex 4 feature IDELAYCTL.

For detailed description of the required user design to achieve 1Gbs operation, see Xilinx Application note XAPP704, "High Speed SDR LVDS Transceiver"."

Synchronous clocking and single-ended signaling are still possible on the DN8000K10; you are not required to use high-speed serial design techniques.

Single ended interconnect is recommended for signaling below 300Mhz.

Source-Synchronous clocking (whether single-ended or differential signaling is used) is recommended on interconnect running speeds greater than 180Mhz.

Signals used as source-sychronous clocks in the reference design can also be used as general-purpose data signals, so long as they are not required for a source-synchronous clock.




Figure 8: RX_CLK_AND_DAT Module Block Diagram

Interconnect between FPGAs is arranged into groups of 62 signal data lanes.

In the provided .ucf files and the Appendix Pins, the signal naming convention is the following:

F[0-15]F[0-15]_B[0-2]p[0-22] F[0-15]F[0-15]_B[0-2]n[0-22]

F[0-15] is the index of an FPGA in the 16 Virtex 4 FPGA array.

For example, the signal F0F5_B0n13 connects between FPGA F0 and F5. It is in byte lane 0 (so the appropriate source synchronous clock must be in byte lane 0). This signal is the compliment of F0F5_B0p13.

Some pins on the Virtex 4 FPGA are designed to receive source synchronous clocks. These pins have been designated in the provided .ucf files and Appendix Pins with a _CC name extension. These signals can be used for data or clock signals, but must be used in their designated direction.

An appropriate signal to use for a source-synchronous clock for byte lane F0F5 B0 would be the LVDS pair

F5F0_CC_B0p0 F5F0_CC_B0n0

In the direction of F5 as a transmitter, F0 as a receiver. If the entire F0F5 byte lane 0 is in the same direction at the same frequency, then the signal pair F5F0_CC_B0p1, F5F0_CC_B0n1 can be used as data. F0F5_CC_B0p0, F0F5_CC_B0n0 cannot be used since this signal is unidirectional (F0 must be the transmitter)

The total interconnect counts between FPGAs is show in the figure above.

• F0-F1, F1-F2, F2-F3, F0-F4, F3-F7, F4-F8, F8-F12, F11-F15 F12-F13, F13-F14, F14-F15:

186 (3, 62-signal data lanes)

• F1-F5, F2-F6, F4-F5, F5-F6, F6-F7, F5-F9, F6-F10, F7-F11, F8-F9, F9-F10, F10-F11, F9-F13, F10-F14:

124 (2, 62-signal data lanes)

• F0-F5, F1-F4, F1-F6, F2-F5, F2-F7, F5-F6, F8-F13, F8-F5, F9-F4, F9-F6, F9-F12, F9-F14, F10-F5, F10-F7, F10-F13, F10-F15, F11-F14:

62 (1, 62-signal data lane)

6.2 Main Bus


The main bus "MB" is a 144-bit bus, which interconnects all of the FPGAs in the Virtex 4 array. This bus is logically divided into two sub-busses, one containing 80 bits and the other containing 64 bits. Single-ended, LVCMOS signaling is used on this bus.

In the Appendix Pins and the provided .ucf files, these signals are referred to as MB80B[0-79] MB64B[0-63]

The Dini Group reference design uses the signals MB80B[0-36]. Some options in the provided software may drive and read from these signals. Also, for the reference design to work, these signals must not be driven from a user design in another FPGA.


If you implement a design that uses these signals for interconnect you should read the section on the reference design MB interface. The reference design implements a USB interface that you might want to use as-is for debugging your design.

The MB80B bus is also connected to the Configuration FPGA. The MB64B bus can be connected to the Configuration FPGA if an LX80 part is installed in the configuration FPGA slot.



The MB64B section of the main bus does not connect to the FX parts, F0 and F12.

Since not all customers will use the main bus, bus switches are used to isolate branches of the main bus to reduce loading and increase the speed at which these signals can operate. See the above diagram for a drawing of the main bus connections. The bus switches can be opened and closed with an 8-bit resolution. The setting of these switches can be done through the software controller program or the configuration file on the configuration CompactFlash card.




The bus switches are bi-directional. The control signals for the switches are connected to the configuration FPGA.

7 FPGA DRAM Memory Interface


There are four standard 200-pin DDR2 SODIMM module sockets on the DN8000K10. These sockets are supplied with 1.8V power and keyed for use with DDR2 SDRAMs. These four sockets connect to FPGA F1, F2, F13 and F14.

You can use any capacity standard DDR2 SODIMM module with the DN8000K10.



7.1 Clocking

An external 1.8V SSTL buffer is provided to clock the DRAM modules. The differential signals CK0 CK1 and DDR_CLK_FB are length-matched.



A list of the pin outs of the FPGA signal connections to the SODIMM interfaces is in Appendix Pins. For a signal description of the DDR2 interface, see the DDR2 SODIMM module specification.

7.2 Signaling

7.2.1 Termination

External termination given on DQS signals: also CC signals on FPGA.

All signals from DDR memory that don't have ODT have a 50-ohm termination to ½ the 1.8V power supply (0.9V).

You should use SSTL18_DCI for your DDR2 controller. (DQS signals are SSTL18_II)

7.2.2 Source-synchronous clocking

The bits in the byte lanes are arranged so that internally, the DQS signals can be used as a source-synchronous clock for the DQ signals.

7.3 SODIMM Power supply

The SODIMM slots are provided with 1.8V power as required by the DDR2 SODIMM specification. This voltage can be adjusted if the customer would like to design a custom daughter card for use in the memory sockets.

20A power supply.

See schematic first.

R45 - dimm 0 and 1

R194 – dimm 2 and 3

NL: 1.8V (default)

11.0: 2.5V

4.75k: 3.3V

Remember to disable XFPs

R2 – XFP FX0

R230 – XFP FX1

LED indicates power more than 1.8V

DS23 dimms 0 and 1

DS143 dimms 2 and 3


-VREF is connected to external 0.9V

7.4 Alternate Memory modules

Dini Group has alternate memory modules available to provide SRAM, RLDRAM and Flash memory. These are compatible with the 1.8V SODIMM slots on the DN8000K10

8 Daughter Card Interface

The expansion system of the DN8000K10 is designed to provide the highest total aggregate bandwidth possible. The connector, pin out and signaling, has been selected to achieve this. The Source-synchronous interface requirements of the Virtex 4 FPGA have been met by the daughter card expansion interface to allow use of the built-in serdes modules. See Xilinx Appnote XAPP704.



The daughter card interface includes 11 MEG-Array connectors, made by FCI. The expansion headers come in two flavors, a 300 and 400 pin varieties. The Triton board mounts four 300-pin connectors on the left side of the array, and four 400-pin connectors on the right side of the array. Two additional 300-pin connectors are used on the right side of the array on the corner FPGAs. One, 300-pin connector is used in the configuration section. Each of the daughter card headers is arranged in "Banks", correlating to the banks of IO on the Virtex 4 FPGA. Each 300-pin connector contains two full banks of IO, 62 signals, including the special-purpose CC, and VREF pins. Each 400-pin connector contains 3 full Virtex 4 IO banks of 62 signals each.

Other connections on the daughter card connector system include three dedicated, differential clock connections for inputting global clocks from an external source, power connections, bank VCCO power, a buffered power on reset signal, and 10Gbs RocketIO signals.

The total general-purpose IO signal count on the expansion system accessible from the array of 16 user FPGAs is 1240 signals arranged in 20 banks.

8.1 Daughter card Physical

The connectors used in the expansion system are FCI MEG-Array 300-pin plug, 6mm, part #84578-102 and FCI MEG-Array 400-pin plug, 6mm, part #84520-102. This connector is capable of as much as 10Gbs transmission rates using differential signaling.


All daughter card expansion headers on the DN8000K10 are located on the bottom side of the PWB. This is done to eliminate the need for resolving board-to-board clearance issues, assuming the daughter card uses no large components on the backside. Since the DN8000K10 comes in a metal carrier, it can be operate upside-down to allow access to backside-mounted expansion cards.

The "Plug" of the system is located on the DN8000K10, and the "receptacle" is located on the expansion board. This selection was made to give a greater height selection to the daughter card designer.

8.1.1 Daughter Card Locations

The Triton board mounts four, 300-pin connectors on the left side of the array, and four 400-pin connectors on the right side of the array. Two additional 300-pin connectors are used on the right side of the array on the corner FPGAs. One, 300-pin connector is used in the configuration section.

The drawing below shows a rough location of each daughter card header and it's associated FPGA number.




This view of the DN8000K10 daughter card locations is from the top of the PCB, looking through to the bottom side. The number in parenthesis indicates the number of "Banks" connected to each expansion header. For physical information for planning an expansion system, see *Appendix: Assembly*

Every Dini Group product with a MegArray 300 or 400 pin daughter card connector has a standard mounting point position to allow standard daughter cards to be interchangeable among the 8000 series of Dini Group products.


8.1.2 Daughter card mounting

The DN8000K10 features a standard metal base plate that gives the board mechanical stability, and provides plenty of mounting points for daughter cards. The daughter card receptacle on the daughter card itself will also be mounted on the backside of the board.



The daughter card should use standoffs to secure itself to the backside of the base plate. The standard chassis that comes with the DN8000K10 will allow it to operate FPGA side down, or on its side to allow physical access to the daughter card and the controls of the DN8000K10.

With this host-plate-daughter card arrangement, there is a limited Z dimension clearance for backside components on the daughter card. This dimension is determined by the daughter card designer's part selection for the MegArray receptacle.




Note that the components on the topside of the daughter card and DN8000K10 face in opposite directions.


8.1.3 Insertion and removal

Due to the small dimensions of the very high speed MegArray connector system, the pins on the plug and receptacle of the Meg Array connectors are very delicate.

When plugging in a daughter card, make sure to align the daughter card first before pressing on the connector. Be absolutely certain that both the small and the large keys at the narrow ends of the Meg Array line up BEFORE applying pressure to mate the connectors!



Place it down flat, then press down gently.



The following two excerpts are taken from the FCI application guide for the Meg Array series of connectors.

A part can be started from either end. Locate and match the connector's A1 position marking ("?") for both the Plug and Receptacle. (Markings are located on the long side of the housing.) Rough alignment is required prior to connector mating as misalignment of >0.8mm could damage connector contacts. Rough alignment of the connector is achieved through matching the Small alignment slot of the plug housing with the Small alignment key of the receptacle housing and the Large alignment slot with the Large alignment key. Both connector housings have generous lead-in around the perimeter and will allow the user to blind mate assemble the connectors. Align the two connectors by feel and when the receptacle keys start into the plug slots, push down on one end and then move force forward until the receptacle cover flange bottoms on the front face of the plug.

Like mating, a connector pair can be unmated by pulling them straight apart. However, it requires less effort to un-mate if the force is originated from one of the slot/key ends of the assembly. (Reverse procedure from mating) Mating or un-mating of the connector by rolling in a direction perpendicular to alignment slots/keys may cause damage to the terminal contacts and is not recommended.

8.2 Daughter Card Electrical

The daughter card pin out and routing were designed to allow use of the Virtex 4's 1 Gbps general purpose IO, and 10Gbs MGT signaling. All signals on the DN8000K10 are all routed as differential, 50-Ohm transmission lines, with means to properly terminate.

No length-matching is done on the PCB for daughter card signals, (except between two ends of a differential pair), because the Virtex 4 is capable of variable-delay input using the built-in IDELAY module.

8.2.1 Pin assignments

The pin out of the DN8000K10 expansion system was designed to reduce cross talk to manageable levels while operating at full speed of the Virtex 4. The ground to signal ratio of the connector is 1:1. General purpose IO is arranged in a GSGS pattern to allow high speed single-ended or differential use. On the host, these signals are routed as loosely-coupled differential signals, meaning when used differentially, they benefit from the noise-resistant properties of a differential pair, but when used single-endedly, do not interfere with each other excessively.

All high-speed signals on the DN8000K10, including daughter card signals, are routed against a ground potential reference plane.

The RocketIO signals on daughter cards DC0 and DC3 are arranged in a GSSG. These signals can only be used in a differential configuration, and cross talk between the two signals is complementary and beneficial. On the Host, these signals are routed as 110-Ohm differential signals. 110 Ohm signaling was chosen because the Meg Array connector system in the 14mm stack height configuration is slightly inductive. For the 35ps rise time of a Virtex 4 RocketIO CML signal, the Meg Array connector appear very much like a 110Ohm transmission line with a 70ps transmission delay. Daughter cards designed to work with RocketIO at the highest data rates should account for this during design.


You may want to read the following references for designing a daughter card using 1100hm RocketIO signals:

Howard Johnson, High-Speed Signal Propagation, p. 315 Matching Pads Xilinx Virtex 4 MGT Users Guide See: TXTERMTRIM

The central columns of the connector pin out use a closely coupled, differential pair pin arrangement, which is uniformly surrounded by ground pins. These differential pins are used for RocketIO connections on FX parts. All other signals use a "checkerboard" type of ground arrangement. This allows the signals to be used as high-speed, single-ended, or as loosely coupled differential pairs.

There are two types of connectors on the DN8000K10, 300 and 400 pins. The first 300 pins on both types of connectors are identical. This should allow a 300-pin connector to be installed on a 400-pin land pattern on a daughter card to allow limited functionality in 300-pin daughter card positions. The "Banks" of signals are segregated. On the 300-pin connector, there are extra signals in the checkerboard pattern that are left as NC.

Below is a graphic representation of the pin assignments for the 300- and 400-pin connectors. Note that this is a view from the backside of the connector. The green boxes represent ground connections.



Special purpose pins are described below.

8.2.2 CC, VREF, DCI

Some of the signals connected to the daughter card expansion headers are "clock-capable"; the inputs on the Virtex 4 FPGA can be used for source-synchronous clocking. In the *Appendix Pins Other* and provided constraints (.ucf) files, these signals are post pended with "_CC". See *Appendix Pins Other* or the above diagram for the location of these pins.

Pins declared as "VREF" pins by Xilinx have a defined placement on the daughter card pin out to allow the daughter card to define a logic threshold as required by some standards.

DCI is used on all FPGA IO banks connected to a daughter card header. The reference resistance is 50 Ohms. A Virtex 4 bank has 64 pins. Of each bank connected to a daughter card header, 62 signals are connected to the header, and 2 are used as DCI reference pins.

8.2.3 Global clocks


The daughter card pin out defines 6 clock input pins. These clock inputs are intended to be used a 3 differential signals. Two clock signals GCA and GCB connect to the "GC" clock inputs in the FPGA. These clocks can be used as global clocks from within the FPGA code of the FPGA that connects to the daughter card, but not globally to the entire DN8000K10.

The GCC signal on every daughter card except DC4 and DC9 connects to the "Daughter card Global Clock" network. This clock input can be distributed to all 16 FPGAs on the DN8000K10. For more information on the daughtercard clock network, see *Hardware: Clocks: Daughter card Clocks*.

For distributing an FPGA-global clock to the entire board, the Dini Group standard daughter card DNMEGOBS-300 or DNMEGOBS-400 is capable of driving the global clock network from its GCC pin.

8.2.4 Power and Reset

The +3.3V, +5.0V and +12V power rails are supplied to the Daughter card headers. Each pin on the MegArray connector is rated to tolerate 1A of current without thermal overload. Most of the power available to daughter cards through the connector comes from the two 12V pins, for a total of 24W. Each power rail supplied to the Daughter card is fused with a reset-able switch. Daughter cards are required to provide their own power supply bypassing and onrush current limiting.



The RSTn signal to the daughter card is an open-drain, buffered copy of the SYS_RSTn signal. This signal causes the entire DN8000K10 to reset, losing all FPGA configuration data and resetting the configuration circuitry.

8.2.5 MGT Signals

Also see Hardware: MGT Serial Resources: The connections: Daughter cards.

8.2.6 VCCO Voltage

The signal voltage on the Daughter card interface is defined by the daughter card by setting the voltage on the VCCO0, VCCO1 and VCCO2 pins. Since the daughter card provides all the current necessary for the FPGA on the DN8000K10 to communicate over the daughter card interface, the daughter card designer will have to determine the current requirements of the interface.


The each VCCO_ net supplies power for the host board FPGA for one entire bank. Bank 0 (VCCO0) includes the signals B0L[0-31]. Bank 1 (VCCO1) includes B1L[0-31]. Bank 2 (VCCO2) includes signals B2L[0-31] (on the 400 pin headers only)

FPGA VCCO power is provided by the daughter card for each connected bank. This allows the daughter card to define the I/O standard to be used on the bank.

8.2.7 VCCO bias generation


Since a daughter card will not always be present on a daughter card connector, a VCCO bias generator is used on the motherboard for each daughter card bank to keep the VCCO pin on the FPGA within its recommended operating range. The VCCO bias generators supply +1.2V to the VCCO pins on the FPGAs, and are back-biased by the daughter card when it drives the VCCO rails.

The VCCO voltage impressed by the daughter card should be less than 3.75 to prevent destruction of the Virtex 4 IOs connected to that daughter card.




8.3 Daughter card Types

To avoid incompatibilities with future products, the Dini Group has defined daughter card sizes that it uses for all of its standard daughter cards using the MegArray connector system.



8.3.1 Types 1 and 2 Short (300pin & 400pin Short)

The DNMEGOBS-300 is Type 1. The DNMEGOBS-400 is Type 2 short. See Ordering Information: Option Equipment: Daughter cards



The mounting hole positions are standard, and the DN8000K10 has holes in its base plate to accommodate these holes. See *Appendix: Assembly*

8.3.2 Type 3 (300pin)

The 300-pin connectors connected to FPGAs F3 and F15 have the GCLKC pins, however, these pins do not connect to the global clock network as described in the Global Clock section of the Daughter card electrical specification. Instead, these pins connect to FPGA-global input pins on the associated FPGA. The two type 3 connectors on the DN8000K10 are:

P104, DC4, F3

P109, DC9, F15

These two daughter card headers also do not follow the header spacing requirement and a type-2 daughter card plugged in to these connectors will extend slightly beyond the edge of the DN8000K10's outline.

The 400-pin connectors connected to these FPGAs are normal type 2, 400 pin connectors.

8.3.3 Type 0 (300 FX)

300-pin daughter cards DC0 and DC3 (connected to FX0 and FX12) use a different pin out. These connectors do not have general-purpose IO. Instead, Virtex 4 MGT signals are provided.

Connector Pin	Signal Name
E7	CH1_RXP
F7	CH1_RXN
E9	CH1_TXP
F9	CH1_TXN
E11	CH2_TXP
F11	CH2_TXN
E13	CH2_RXP
F13	CH2_RXN
E15	CH3_RXP
F15	CH3_RXN
A29, B30	MGTCLK
E1, F1	GCLKA
E3, F3	GCLKB
E5, F5	GCLKC
J2	RSTn

The RX and TX pins are connected to the Virtex 4 RocketIO inputs and outputs. See *Hardware: MGT Serial Resources: Connections: Daughter card.* The GCLKA-GCLKC connects as described in the Daughter card electrical section, including GCLCK's connection to the global clock distribution network.

9 LEDs

The following table lists all of the LEDs on the DN8000K10.

LED conventions:

GREEN GOOD

RED BAD.

Assembly number	Led name	Color	Comment
			Meaning when LIT
DS25	+1.2V_0_OK#	GREEN	The net +1.2V_0 is > 1.04V
DS45	+1.2V_1_OK#	GREEN	The net +1.2V_1 is > 1.04V
DS104	+1.2V_10_OK#	GREEN	The net $+1.2V_10$ is $> 1.04V$

DS85	+1.2V_11_OK#	GREEN	The net +1.2V_11 is > 1.04V
DS133	+1.2V_12_OK#	GREEN	The net +1.2V_12 is > 1.04V
DS130	+1.2V_13_OK#	GREEN	The net +1.2V_13 is > 1.04V
DS134	+1.2V_14_OK#	GREEN	The net +1.2V_14 is > 1.04V
DS146	+1.2V_15_OK#	GREEN	The net +1.2V_15 is > 1.04V
DS58	+1.2V_16_OK#	GREEN	The net +1.2V_16 is > 1.04V (Config FPGA power)
DS43	+1.2V_2_OK#	GREEN	The net +1.2V_2 is > 1.04V
DS1	+1.2V_3_OK#	GREEN	The net +1.2V_3 is > 1.04V
DS56	+1.2V_4_OK#	GREEN	The net +1.2V_4 is > 1.04V
DS86	+1.2V_5_OK#	GREEN	The net +1.2V_5 is > 1.04V
DS61	+1.2V_6_OK#	GREEN	The net +1.2V_6 is > 1.04V
DS75	+1.2V_7_OK#	GREEN	The net +1.2V_7 is > 1.04V
DS106	+1.2V_8_OK#	GREEN	The net +1.2V_8is > 1.04V
DS107	+1.2V_9_OK#	GREEN	The net +1.2V_9is > 1.04V
DS42	+1.8V_0_GT_2.2V_N	RED	The net $+1.8V_0$ is $> 2.2V$
DS23	+1.8V_0_OK#	GREEN	The net +1.8V_0 is > 1.6V
DS144	+1.8V_1_GT_2.2V_N	RED	The net +1.8V_1 is > 2.2V
DS143	+1.8V_1_OK#	GREEN	The net+1.8V_1 is > 1.6V
DS87	+2.1V_OK#	GREEN	The net +2.1V is >1.6V
DS80	+2.5V_0_OK#	GREEN	The net $+2.5V_0$ is $> 2.2V$
DS22	+2.5V_1_OK#	GREEN	The net +2.5V_1 is > 2.2V
DS140	+2.5V_2_OK#	GREEN	The net $+2.5V_2$ is $> 2.2V$
DS105	+2.5V_3_OK#	GREEN	The net $+2.5V_3$ is $> 2.2V$
DS50	+3.3V_OK#	GREEN	The net +3.3V is > 2.9V
DS49	+5.0V_OK#	GREEN	The net +5.0V is > 4.0V
DS27	F0_LED0	GREEN	User-controlled LED from FPGA F0.
DS28	F0_LED1	GREEN	User controlled LED from FPGA F0.
DS29	F0_LED2	GREEN	User controlled LED from FPGA F0.
DS26	F0_LED3	GREEN	User controlled LED from FPGA F0.
DS30	F1_LED0	GREEN	User controlled LED from FPGA F1.
DS31	F1_LED1	GREEN	User controlled LED from FPGA F1.
DS32	F1_LED2	GREEN	User controlled LED from FPGA F1.
DS33	F1_LED3	GREEN	User controlled LED from FPGA F1.
DS96	F10_LED0	GREEN	User controlled LED from FPGA F10.
DS97	F10_LED1	GREEN	User controlled LED from FPGA F10.
DS98	F10_LED2	GREEN	User controlled LED from FPGA F10.
DS99	F10_LED3	GREEN	User controlled LED from FPGA F10.
DS100	F11_LED0	GREEN	User controlled LED from FPGA F11.
DS101	F11_LED1	GREEN	User controlled LED from FPGA F11.
DS102	_ F11_LED2	GREEN	User controlled LED from FPGA F11.
DS103	F11_LED3	GREEN	User controlled LED from FPGA F11.
DS113	F12_LED0	GREEN	User controlled LED from FPGA F12.

DS114	F12_LED1	GREEN	User controlled LED from FPGA F12.
DS115	F12_LED2	GREEN	User controlled LED from FPGA F12.
DS116	F12_LED3	GREEN	User controlled LED from FPGA F12.
DS117	F13_LED0	GREEN	User controlled LED from FPGA F13
DS118	_ F13_LED1	GREEN	User controlled LED from FPGA F13
DS119	F13_LED2	GREEN	User controlled LED from FPGA F13
DS120	F13_LED3	GREEN	User controlled LED from FPGA F13
DS121	F14_LED0	GREEN	User controlled LED from FPGA F14
DS122	F14_LED1	GREEN	User controlled LED from FPGA F14
DS123	F14_LED2	GREEN	User controlled LED from FPGA F14
DS124	F14_LED3	GREEN	User controlled LED from FPGA F14
DS125	F15_LED0	GREEN	User controlled LED from FPGA F15
DS126	F15_LED1	GREEN	User controlled LED from FPGA F15
DS127	F15_LED2	GREEN	User controlled LED from FPGA F15
DS128	F15_LED3	GREEN	User controlled LED from FPGA F15
DS34	F2_LED0	GREEN	User controlled LED from FPGA F2
DS35	F2_LED1	GREEN	User controlled LED from FPGA F2
DS36	F2_LED2	GREEN	User controlled LED from FPGA F2
DS37	F2_LED3	GREEN	User controlled LED from FPGA F2
DS38	F3_LED0	GREEN	User controlled LED from FPGA F3
DS39	F3_LED1	GREEN	User controlled LED from FPGA F3
DS40	F3_LED2	GREEN	User controlled LED from FPGA F3
DS41	F3_LED3	GREEN	User controlled LED from FPGA F3
DS63	F4_LED0	GREEN	User controlled LED from FPGA F4
DS64	F4_LED1	GREEN	User controlled LED from FPGA F4
DS65	F4_LED2	GREEN	User controlled LED from FPGA F4
DS66	F4_LED3	GREEN	User controlled LED from FPGA F4
DS67	F5_LED0	GREEN	User controlled LED from FPGA F5
DS68	F5_LED1	GREEN	User controlled LED from FPGA F5
DS69	F5_LED2	GREEN	User controlled LED from FPGA F5
DS70	F5_LED3	GREEN	User controlled LED from FPGA F5
DS71	F6_LED0	GREEN	User controlled LED from FPGA F6
DS72	F6_LED1	GREEN	User controlled LED from FPGA F6
DS73	F6_LED2	GREEN	User controlled LED from FPGA F6
DS74	F6_LED3	GREEN	User controlled LED from FPGA F6
DS76	F7_LED0	GREEN	User controlled LED from FPGA F7
DS77	F7_LED1	GREEN	User controlled LED from FPGA F7
DS78	F7_LED2	GREEN	User controlled LED from FPGA F7
DS79	F7_LED3	GREEN	User controlled LED from FPGA F7
DS88	F8_LED0	GREEN	User controlled LED from FPGA F8
DS89	F8_LED1	GREEN	User controlled LED from FPGA F8
DS90	F8_LED2	GREEN	User controlled LED from FPGA F8
DS91	F8_LED3	GREEN	User controlled LED from FPGA F8
DS92	F9_LED0	GREEN	User controlled LED from FPGA F9
DS93	F9_LED1	GREEN	User controlled LED from FPGA F9
DS94	F9_LED2	GREEN	User controlled LED from FPGA F9

DS95	F9_LED3	GREEN	User controlled LED from FPGA F9
DS108	FPGA_DONE_Q_DK	GREEN	The Configuration FPGA is configured
		RED	"TXFAULT" Output by SFP module (J237). See
DS47	FX0_QSFP0_FAULT	DED	SFF specification
DS48	FX0_QSFP0_LOS	RED	"LOS" Output by SFP module (J237). See SFF specification
		RED	"TXFAULT" Output by SFP module (J236). See
DS54	FX0_QSFP1_FAULT	RED	SFF specification
DS55	FX0_QSFP1_LOS	KED	"LOS" Output by SFP module (J236). See SFF specification
	FX0_XFP0_QXFP1_LO	RED	"LOS" Output by XFP module (U405). See XFI
DS24	S EVO VERA OVERA LO	DED	specification
DS44	FX0_XFP1_QXFP1_LO S	RED	"LOS" Output by XFP module (U404). See XFI specification
2011	J	RED	"TXFAULT" Output by SFP module (J239). See
DS135	FX1_QSFP0_FAULT		SFF specification
DC400	EV4_00ED0_L00	RED	"LOS" Output by SFP module (J239). See SFF
DS136	FX1_QSFP0_LOS	RED	specification "TXFAULT" Output by SFP module (J238). See
DS131	FX1_QSFP1_FAULT	N25	SFF specification
		RED	"LOS" Output by SFP module (J238). See SFF
DS132	FX1_QSFP1_LOS FX1_XFP0_QXFP1_LO	DED	specification "I OS" Output by YEB module (LI400), See YEI
DS138	S	KED	"LOS" Output by XFP module (U409). See XFI specification
	FX1_XFP1_QXFP1_LO	RED	"LOS" Output by XFP module (U408). See XFI
DS145	S		specification
DS18	QCFG_SLED0	GREEN	Smart Media Card is being read
DS19	QCFG_SLED1	GREEN	USB is in use
DS20	QCFG_SLED2	GREEN	SelectMap bus is in use (FPGAs are configuring)
DS21	QCFG_SLED3	GREEN	CompactFlash is being read
DS2	Q_CLED0	GREEN	
DS3	Q_CLED1	GREEN	
DS4	Q_CLED2	GREEN	
DS5	Q_CLED3	GREEN	
DS6	Q_CLED4	GREEN	
DS7	Q_CLED5	GREEN	
DS8	Q_CLED6	GREEN	
DS9	Q_CLED7	GREEN	
DS10	Q_CLED8	GREEN	
DS11	Q_CLED9	GREEN	
DS12	Q_CLED10	GREEN	
DS13	Q_CLED11	GREEN	
DS14	Q_CLED12	GREEN	
DS15	Q_CLED13	GREEN	
DS16	Q_CLED14	GREEN	Blinks when the board is in reset
DS17	Q_CLED15	RED	
DS46	Q_F0_DONE	GREEN	FPGA F1 is configured
DS52	Q_F1_DONE	GREEN	FPGA F1 is configured FPGA F10 is configured
DS53	Q_F2_DONE	GREEN GREEN	FPGA F10 is configured FPGA F11 is configured
DS51	Q_F3_DONE	JILLIN	11 OA 1 11 is conlinguied

DS57	Q_F4_DONE	GREEN	FPGA F12 is configured
DS62	Q_F5_DONE	GREEN	FPGA F13 is configured
DS59	Q_F6_DONE	GREEN	FPGA F14 is configured
DS60	Q_F7_DONE	GREEN	FPGA F15 is configured
DS109	Q_F8_DONE	GREEN	FPGA F2 is configured
DS110	Q_F9_DONE	GREEN	FPGA F3 is configured
DS111	Q_F10_DONE	GREEN	FPGA F4 is configured
DS112	Q_F11_DONE	GREEN	FPGA F5 is configured
DS129	Q_F12_DONE	GREEN	FPGA F6 is configured
DS141	Q_F13_DONE	GREEN	FPGA F7 is configured
DS139	Q_F14_DONE	GREEN	FPGA F8 is configured
DS142	Q_F15_DONE	GREEN	FPGA F9 is configured
DS81	QMCU_LED0	GREEN	
DS82	QMCU_LED1	GREEN	
DS83	QMCU_LED2	GREEN	
DS84	QMCU_LED3	GREEN	
DS137	QPWR_OK	GREEN	EPS power supply monitor reports power OK (12V)




Each FPGA has 4 green user LEDs. Above shows FPGA F3 and it's three green user LEDs, F3_LED0, F3_LED1, F3_LED2 and F3_LED3

Signal	FPGA NAME	F0	F1,F2,F3,F8,	F4,F5,F6,F7	F12
Name		("FX0")	F9,F10,F11	F13,F14,F15	("FX1")
LED[0]		G13	N24	AE22	AK17

LED[1]	F13	T20	AD21	AK18
LED[2]	E16	T19	AD17	AJ22
LED[3]	F15	N17	AE23	AH22

There are also green LEDs to indicate that each power rail is present.



10 MGT Serial Resources

10.1 RocketIO

The FX parts are used to implement multiple channels of high-speed serial I/O. The FX60 or FX100 FPGAs used on the DN8000K10 provide either 16 (FX60) or 20 (FX100) Multi-Gigabit Transceiver (MGT) channels on two corners of the board. The DN8000K10 allows the use of Xilinx new 11Gbs transceivers. High-speed I/O connections provided include the following:

XFP socket (4) – used for high-speed (9.5-11 Gbps) optical modules

SFP socket (4) – used for medium-speed (1-4Gbs) optical modules

SMA (4 channels) – RF frequency connectors with bandwidth beyond 20Ghz. Each channel provides up to 10Gbs in both directions.

Daughter card connectors (2) – the 300-pin daughter card connectors associated with each FX part provide four (FX60/100) MGT channels per connector. The daughter card connector is FCI the MegArray series 300-pin high-speed connector. These interfaces are expected to support medium- to high-speed serial I/O links.

Samtec QSE connectors (4) – these small, differential connectors have off-the-shelf coaxial ribbon cables available (Samtec EQDP) capable of 10Gb operation. (See Xilinx publication RPT015)


"Right"	Functional Assignment	"Left"	Functional Assignment
Column Tiles		<u>Column</u>	
		<u>Tiles</u>	
109	Daughter card channels 3 and 4	101	Samtec channels 5 and 6 (FX100 only)
110	XFP Modules (production parts only)	102	Samtec channels 3 and 4
112	Daughter card channels 1 and 2	103	Samtec channels 1 and 2
113	SFP modules	105	Straight SMA connector pairs
114	Samtec channels 7 and 8 (FX100 only)	106	End-Launch SMA connector pairs

Table 7.1 RocketIO Tile Assignments for FPGA 0 (FX60/100)

"Right"	Functional Assignment	"Left"	Functional Assignment
Column Tiles	_	<u>Column</u>	_
		<u>Tiles</u>	
109	SFP modules	101	Samtec channels 5 and 6 (FX100 only)
110	XFP Modules (production parts only)	102	End-Launch SMA connector pairs
112	Daughter card channels 3 and 4	103	Straight SMA connector pairs
113	Daughter card channels 1 and 2	105	Samtec channels 3 and 4
114	Samtec channels 7 and 8 (FX100 only)	106	Samtec channels 1 and 2

Table XXX RocketIO Tile Assignments for FPGA 12 (FX60/100)

10.2 RocketIO signaling






Figure 6-7: Transmit Termination






Figure 6-8: Receive Termination

10.3 RocketIO Clock Resources AC-coupled.

10.3.1 Daughter card input10.3.2 SynthesizersOwn power supply.




10.3.3 Samtec



10.3.4 Oscillators

Own power supply from 5.0 to 3.3. Epson EG-2102CA or Vectron VS-500 on top of each other




Since it is impossible to determine during manufacturing the clocking requirements of every possible end application, the DN8000K10 comes with a flexible clock network capable of a wide range of serial frequencies, while maintaining the tight jitter requirements of the 10 Gigabit serial transceivers.

The RocketIO clock tree for each Virtex 4 FX part is selectable via two differential clock multiplexers

is driven by a synthesizer and two oscillators, and dedicated multiplexers inside the Virtex 4 FPGA allow the user to switch between these clock sources.

FX0 (F0) RocketIO Clocking



To select a clock source in your design, use the CLOCK SOURCE command in the configuration file, main.txt on the Compact Flash card. The following example sets

www.dinigroup.com

//SET "FX1" (F12) clock sources CLOCK SOURCE: FX1_0 SYNTH1 CLOCK FREQUENCY: FX1_0 300Mhz


All of the Source options for FX1_0 (F12) and FX0_0 (F0) are:

SYNTH0, SYNTH1, QSE0, QSE1

The available options for FX1_1 (F12) and FX0_0 (F0) are:


HARDWARE

DC, SYNTH1, QSE1




The MGTs on the Virtex 4 FPGA are divided into two columns, X0 (right) and X1 (left). The clock network of each column is separate and clocks may not be shared between the two columns. Each column has two FPGA internal clock distribution trees and two clock input pins. Either clock input can drive each tree. Finally, each tile has a multiplexer than can select from one of the two clock trees to clock that entire tile. Each tile contains two RocketIO transceivers, so each pair of channels must share a single transmit clock.

Once a clock is routed to an MGT tile, that clock can be multiplied and divided by the MGT tile.



Most users will want to use the frequency synthesizer for generating RocketIO reference clocks. The ICS843020-01 synthesizer is very low jitter and should suitable for operation up to 6Gbs RocketIO operation. The frequency of the synthesizer can be adjusted through the main.txt file on the SmartMedia card, or through the USB GUI program.




The LVPECL outputs of the ICS843020 are terminated through a resistor network to meet the input requirements of the MGTCLK inputs.

An output from the ICS843020-01 is also converted to LVDS and driven to J3 pins 19 and 21, the Samtec QSE-DP connector. This can be used to forward a RocketIO clock off board along with RocketIO signals to support standards that require an exact reference clock, like PCI Express. J3 may also drive pins 20 and 22. The ICS843020-01 can receive this clock and use it to generate a frequency for the MGTCLK inputs.

The ICS843020-01 Frequency Synthesizer is a very low phase noise. With the default 25Mhz oscillator, the frequency synthesizer is capable of producing frequencies in the ranges 71.875-84.375, 143.75-168.75, 287.5-337.5, and 575-675 MHz.

For 10Gb serial transmission rates, you should use one of the low-jitter fundamental frequency SAW oscillators. These oscillators operate at 250Mhz and so cover the gaps in the frequency synthesis options given by the ICS843020-01.



Each FPGA has two Epson 2101CA SAW oscillators connected directly to a MGT clock input on each column of the Virtex 4.

10.3.5 XFP REFCLK

XFP modules may require a low-jitter clock at a frequency 1/64 of the data rate. The only clock source on the DN8000K10 capable of meeting these requirements are the MGT outputs. You should use the same transmit clock as you are using for the XFP data MGT. Set the output data pattern such that it becomes a clock at 1/64 of the XFP bit rate. See Xilinx publication XAPP656.


LVPECL see schematic to change to LVDS.

10.4 MGT Power network

The RocketIO strict power supply constraints require the use of heavy power supply isolation. The RocketIO's three power rails are each generated by a linear voltage regulator. The 1.2V


MGT analog and digital supply voltages and the 1.5V termination supply are isolated from the high-frequency digital noise produced by the 16 FPGAs in the DN8000K10 array section.

Each MGT power supply input pin is further protected from switching noise and supply current variation by a passive power filter network.



The termination power requirement of all 10 MGT tiles is supplied by a single 1.5V linear power supply, one per FX FPGA. This termination supply voltage can be changed. To be compatible with Virtex II Pro RocketIO in DC-coupled mode, this voltage must be changed to 1.8V. See the *Virtex 4 RocketIO Users Guide*. These input pins are named, VTTXB, VTTXA, VTRXB, and VTRXA.

The 1.2V analog and digital supply voltages are provided by three 1.2V linear regulators per FX FPGA. The MGT tiles on the FPGA were roughly split into three groups, with one 1.2V regulator supplying each. These input pins are named AVCCAUXRXB, AVCCAUXRXA, and AVCCAUXTX



The 2mA 2.5V requirement by the MGT tiles is met by a small reference voltage generator. These input pins are named AVCCAUXMGT

The 1.2V and 1.5V linear regulators each have a small surface-mount heatsink installed on them.

In all other ways, the DN8000K10 follows all of the recommendations made by the *Virtex 4 RocketIO user guide*, UG076.

10.4.1 RTERM and MGTVREF

These inputs can be used to change the default termination used in the Virtex 4 RocketIO drivers and receivers. The DN8000K10 implements these as suggested in the Virtex 4 Users Guide. The Xilinx software may disable this feature currently. Further documentation is not available for these as of this printing.

10.4.2 FX CES2 power supplies.

If your DN8000K10 came with a CES2 (engineering sample) FX part for FX0 and FX1 (F0 and F12), then a Virtex 4 erratum require the MGT analog 1.2V rail to be 1.1V. This setting may not be reflected by *Appendix Schematics*.

10.5 Connections

The following sections list the individual RocketIO connections. Here is a connection summary:

		Signal Name	Connector		Signal Name	Connector	Conn.
MGT LOC	Pin			Pin			Pin
GT11_X1Y9	A15	QSE07_TXP	SAMTEC QSE1	13	QSE07_TXP	SAMTEC QSE	33
(114)	A14	QSE07_TXN	CABLE	1	QSE07_TXN	CABLE	31
	A18	QSE07_RXP	(J234)	2	QSE07_RXP	(J235)	32
	A17	QSE07_RXN		4	QSE07_RXN		34
GT11_X1Y8	A13	QSE08_TXP		9	QSE08_TXP		39
	A12	QSE08_TXN		7	QSE08_TXN		37

!	A10	QSE08_RXP		8	QSE08_RXP		38
	A9	QSE08_RXN		10	QSE08_RXN		40
GT11_X1Y7	A4	SFP0_TXP	SFP Connector		DC_CH1_TXP	DC3	E9
(113)	А3	SFP0_TXN	(J237)		DC_CH1_TXN	I (P103)	F9
	A7	SFP0_RXP			DC_CH1_RXF	•	E7
	A6	SFP0_RXN			DC_CH1_RXN	1	F7
GT11_X1Y6	C1	SFP1_TXP			DC_CH2_TXP	•	E11
	D1	SFP1_TXN			DC_CH2_TXN	l	F11
	F1	SFP1_RXP			DC_CH2_RXF		E13
	G1	SFP1_RXN			DC_CH2_RXN	1	F13
GT11_X1Y5	R1	DC_CH1_TXP	DC0	E9	DC_CH3_TXP	DC3	E17
(112)	T1	DC_CH1_TXN	(P100)	F9	DC_CH3_TXN	I (P103)	F17
` '	M1	DC_CH1_RXP		E7	DC_CH3_RXF		E15
	N1	DC_CH1_RXN		F7	DC_CH3_RXN	1	F15
GT11_X1Y4	U1	DC_CH2_TXP		E11	DC_CH4_TXP	•	E19
	V1	DC_CH2_TXN		F11	DC_CH4_TXN		F19
	Y1	DC_CH2_RXP		E13	DC_CH4_RXF		E21
	AA1	DC_CH2_RXN		F13	DC_CH4_RXN	1	F21
GT11_X1Y2	AH1	XFP0_TXP	XFP Connector		XFP0_TXP	XFP Connector	
(110)	AJ1	XFP0_TXN	(U405)		XFP0_TXN	(U112)	
	AL1	XFP0_RXP			XFP0_RXP		
	AM1	XFP0_RXN			XFP0_RXN		
GT11_X1Y3	AF1	XFP1_TXP			XFP1_TXP		
THIS TILE IS	AG1	XFP1_TXN			XFP1_TXN		
NON-FUNCTION	AC1	XFP1_RXP			XFP1_RXP		
ON CES PARTS	AD1	XFP1_RXN			XFP1_RXN		
GT11_X1Y1	AP9	DC_CH3_TXP	DC0	E17	SFP0_TXP	SFP Connector	
(109)	AP10	DC_CH3_TXN	(P100)	F17	SFP0_TXN	(J237)	
	AP6	DC_CH3_RXP		E15	SFP0_RXP		
	AP7	DC_CH3_RXN		F15	SFP0_RXN		
GT11_X1Y0	AP11	DC_CH4_TXP		E19	SFP1_TXP		
	AP12	DC_CH4_TXN		F19	SFP1_TXN		
	AP14	DC_CH4_RXP		E21	SFP1_RXP		
		DC_CH4_RXN		F21	SFP1_RXN		
RIGHT COLUMN CLOCKS	AP15			F21	SFP1_RXN		
RIGHT COLUMN CLOCKS GT11CLK_X1Y3	AP15		EG-2101CA	F21	SFP1_RXN OSC0 (U379)	EG-2101CA	
GT11CLK_X1Y3	AP15	DC_CH4_RXN	EG-2101CA 250Mhz	F21		EG-2101CA 250Mhz	
GT11CLK_X1Y3 (113)	AP15 J1	DC_CH4_RXN	250Mhz	F21			
GT11CLK_X1Y3 (113) GT11CLK_X1Y1	AP15 J1 K1	DC_CH4_RXN OSC0 (U379)	250Mhz	F21	OSC0 (U379)	250Mhz	


		QSE1 (J234)			QSE1 (J235)		
LEFT COLUMN MGT LOC							
GT11_X0Y9	A23	QSE05_TXP	Samtec QSE1	3	QSE05_TXP		3
(101)	A24	QSE05_TXN	Connector	1	QSE05_TXN		1
,	A20	QSE05_RXP	(J234)	2	QSE05_RXP		2
	A21	QSE05_RXN	, ,	4	QSE05_RXN		4
GT11_X0Y8	A25	QSE06_TXP		9	QSE06_TXP		9
	A26	QSE06_TXN		7	QSE06_TXN		7
	A28	QSE06_RXP		8	QSE06_RXP		8
	A29	QSE06_RXN		10	QSE06_RXN		10
GT11_X0Y7	D34	QSE03_TXP	Samtec QSE0	33	J266	SMA RF	
(102)	E34	QSE03_TXN	Connector	31	J267	Connector	
	A31	QSE03_RXP	(J232)	32	J264	Right-Angle	
	A32	QSE03_RXN		34	J265		
GT11_X0Y6	F34	QSE04_TXP		39	J268		
	G34	QSE04_TXN		37	J269		
	J34	QSE04_RXP		38	J270		
	K34	QSE04_RXN		40	J271		
GT11_X0Y5	V34	QSE01_TXP	Samtec QSE0	3	J258	SMA RF	
(103)	W34	QSE01_TXN	Connector	1	J259	Connector	
	R34	QSE01_RXP	(J232)	2	J256	Straight	
	T34	QSE01_RXN		4	J257		
GT11_X0Y4	Y34	QSE02_TXP		9	J260		
	AA34	QSE02_TXN		7	J261		
	AC34	QSE02_RXP		8	J262		
	AD34	QSE02_RXN		10	J263		
	1						
GT11_X0Y3		J242	SMA RF			Samtec QSE	33
(105)		J243	Connectors		QSE03_TXN	Connector	31
	AF34	J240	Straight		QSE03_RXP		32
		J241			QSE03_RXN		34
GT11_X0Y2		J244			QSE04_TXP		39
	AM34				QSE04_TXN		37
		J246			QSE04_RXP		38
	AP31	J247			QSE04_RXN		40
OT44 V0V4	4 500	1050	0144 55		00504 7145	0 / 00=	
GT11_X0Y1	AP23	J250	SMA RF		QSE01_TXP	Samtec QSE	3
(106)	AP22	J251	Connectors		QSE01_TXN	Connector	1
	AP26	J248	Right-Angle		QSE01_RXP		2
	AP25	J249			QSE01_RXN		4

GT11_X0Y0	AP21	J252			QSE02_TXP		9
	AP20	J253			QSE02_TXN		7
	AP18	J254			QSE02_RXP		8
	AP17	J255			QSE02_RXN		10
LEFT COLUMN CLOCKS							
GT11CLK_X0Y3	M34	OSC1 (U382)	EG-2101CA		OSC3 (U388)	EG-2101CA	
(102)	N34		250Mhz			250Mhz	
GT11CLK_X0Y1	AP29	SYNTH0	ICS84321 25.5	Mhz	SYNTH0	ICS84321 25.5	Mhz
(105)	AP28	("FX0_0")			("FX1_0")		
		QSE0 (J232)	Samtec QSE	20,22	QSE0 (J233)	Samtec QSE	20,22
		SYNTH1	ICS84321 25.0)Mhz	SYNTH1	ICS84321 25.0	Mhz
		("FX0_1")			("FX1_1")		
		QSE1 (J234)	Samtec QSE	20,22	QSE1 (J235)	Samtec QSE	20,22


10.5.1 Samtec Multi Gigabit Cable Connector

For board-to-board high-density connections, two Samtec ribbon cable connectors per FX part are connected to RocketIO. The pin outs on the cable allow two DN8000K10 boards to be connected to each other for 4 bi-directional channels operating at 5Gbs or more per channel, per direction.

The Samtec part number for the connector installed on the host is QSE-014-01-F-D-DP-A. An appropriate crossover cable for cabling two DN8000K10s together is the Samtec EQDP-014-09.00-TBR-TBL-4. The appropriate mating parts are from the Samtec QTE-DP, or DP EQCD HFEM-DP series.



FX1 TILE 106 (FX60, LEFT COLUMN)



The pin out is arranged such that a crossover cable (pin 1 to 40) can be used to connect two DN8000K10s together. Note that the grounded pins 5, 11, 17, 23, 29, 35, 6, 12, 18, 24, 30, 36 are NC (no pin present) on the connector. These are grounded in the DN8000K10 for reverse-compatibility. The pins 41, 42, 43, 44 are ground blades built into the connector. Pins 45 and 46 are non-plated plastic alignment pins.

The Samtec cable EQDP-014-09.00-TBR-TBL-4 (9 inch version) is capable of 10Gbs operation for lengths of up to 1 meter according to the Samtec Appnote


http://www.samtec.com/reference/articles/pdfs/app-note xilinx-rocketIO-MGT with QxE-FI%2BEQCDandEQDP web.pdf

See Appendix Pins Other for pin out information

Each connector also has a clock input that can be routed to an MGT CLK input of it's FX FPGA to allow cabling standards that require transmitting at an exact frequency, such as PCI Express. See *Hardware: MGT Serial Resources: Clocks: QSE*

10.5.2 Optical Modules

The DN8000K10 comes with eight optical module connectors. If you need to interface to a specific physical standard, the easiest way is to buy an SFP or XFP module that supports that standard.




The optical module interfaces contain a high-speed connector and a metal EMI and mechanical cage. Each connector has one transmit and one receive differential signal (4 wires), and some low-speed support signals.

10.5.3 SFP

SFP modules are available supporting 1-4.5Gbs serial transmission rates.

Two red LEDs show the status of the channel. The RXLOS LED indicates the loss-of-signal in the SFF specification. The TXFAULT LED indicates a transmission laser failure, or an unsecured module.



For the connectivity to the FPGA, see the *Appendix Pins Other: RocketIO*.

The support signals in the SFF interface are TXFAULT, TXDIS, MOD-DEF2, MOD-DEF1, MOD-DEF0, RATESEL, and LOS. The MOD-DEF1 and MOD-DEF2 signals usually make up a 2-wire interface that can be used to communicate with logic imbedded on the module itself. These support signals do not connect directly to an FPGA, instead they connect to an IO expansion CPLD, which connects to the FPGA through a four-wire interface.

Most SFP modules can be operated without having to use any of the low-speed SFF signals.

10.5.4 SFP Expansion CPLD

The SFF signals from the SFP modules are connected to the IOs of an IO Expansion CPLD. The interface for interacting with the IO expansion CPLD is as follows:

FXx_CPLDFXx_SCLK_i FXx_CPLDFXx_SDATA_io FXx_CPLDFXx_RD_WRn_i FXx_CPLDFXx_CSn_i

4data + 5 addr

SCLK should be a free-running clock no faster than 1Mhz. To begin a read or write hold CS low and RD_WRn low synchronously with SCLK. Serially transmit a 5-bit sequence to the CPLD using the SDATA pin. The sequences are used for the CPLD to determine which optical module to access. The 5-bit sequence can be one of the following (binary):

S_RD_SFP0	10011	Read from SFP0
S_RD_SFP1	10100	Read from SFP1
S_RD_XFP0	10101	Read from XFP0
S_RD_XFP1	10110	Read from XFP1
S_WR_SFP0	00111	Write to SFP0
S_WR_SFP1	01000	Write to SFP1
S_WR_XFP0	01001	Write to XFP0
S_WR_XFP1	01010	Write to XFP1

After clock 5, if you selected a Read command, leave RD_WRn low. If you selected a Write, assert RD_WRn high after the 5th clock cycle.

During the next 4 clock cycles, if a Read command was sent, capture the SDATA signal bits during those cycles and interpret them as follows:

- 1: TX_FAULT (SFP), INTn (XFP)
- 2: LOS (SFP), MOD_ABS (XFP)
- 3: MOD_SEL0 (SFP), MOD_NR (XFP)
- 4: MOD_SEL2 (SFP), MOD_RXLOS (XFP)

If the sent command was a Write command, during those four cycles, transmit

- 1: MOD_SEL1 (SFP), MOD_DESL (XFP)
- 2: MOD_SEL2 (SFP), TXDIS (XFP)
- 3: MOD_SEL2_outputenable (SFP), PDOWN(XFP)
- 4: RATESEL (SFP)
- 5: TXDIS (SFP)

The source code for the expansion CPLD is included on the User CD. An expansion CPLD controller is included in the /Source Code/ directory of the User CD. For the signal description of the SFF or XFI interfaces, see the SFF and XFI specifications.


CPLD registers	Address
XFP0_MOD_DESEL	0x001
XFP0_INTn	0x002
XFP0_TXDIS	0x003
XFP0_MOD_ABS	0x004
XFP0_MOD_NR	0x005
XFP0_RX_LOS	0x006
XFP0_PDOWN	0x007
SFP0_TXFAULT	0x001
SFP0_TXDISABLE	0x002
SFP0_MOD_DEF	0x003
SFP0_MOD_DEF	0x004

SPP0_MOD_DEF	0x005
SFP0_RATE_SEL	0x006
SFP0_LOS	0x007

10.5.5 XFP

XFP modules are the fastest available removable serial modules that are protocol independent. The XFP modules provide externally a XFI signaling interface. This interface only operates between the rates of 9.5-10.3 Gbps. It may be possible for a module to operate at lower speeds.


Note that in order to obtain speeds compatible with the XFI specification, Virtex 4 FX production parts (non-CES) are required in the –12 speed grade.



Above is a simplified schematic capture of the XFP connector. The high speed serial IOs of the XFP connector connect directly to the MGT IOs on the Virtex 4 FPGA.

Some XFP modules may require a reference clock for retiming the transmitted signal and jitter reduction (See signal REFCLK in the XFI specification). The REFCLK signal on the DN8000K10 is sourced from one pair of SMAs for each Virtex 4 FX FPGA. The REFCLK signal should be 1/64 of the data rate driven onto the XFP's TX pins. You can generate this clock using one of the SMA outputs of the Virtex 4 FX MGT. See Xilinx Application note XAPP656. More description of this circuit is in Hardware: MGT Serial Resources: Rocket10 clock: XFP REFCLK.

The XFP specification allows for modules to require an optional -5.2V power supply to be provided by the host board. The DN8000K10 provides no -5.2V power, so a mounting point (U1) is provided for the use of a bench supply if ECL signaling is required.



Most XFP modules require 1.8V power from the host. The 1.8V Voltage provided by the DN8000K10 come from the 1.8V_0 and 1.8V_1 power rails, shared by the SODIMM module sockets.

Power supply filtering for each XFP module is provided, following the recommendations in the XFP specification.

The XFI specification defines some low-speed signals for monitoring status. These signals, like the SFP low-speed signals, with the exception of the SDATA and SCLK signals, are connected to an IO expansion CPLD. These signals are 3.3V, open-drain signals with external pull-up resistors. The SDATA and SCLK signals connect directly to the associated FX FPGA. The two XFP optical modules' SDATA and SCLK signals are bussed, so in order to use the serial status interface of two XFP modules simultaneously, the CPLD interface must be implemented for control of the MOD_DESEL signal.

10.5.6 XFP IIC

There is an IIC bus on the XFI signal interface for each XFP module. The IIC signals are connected to the FPGA and are bussed between the two modules. In order to access this bus, the XFP CPLD IO expansion must be used to eable MOD_SEL on the module you with to communicate with.

XFP IIC signals		
(Bussed between both XFP modules)		
XFP_SCL	J17	XFP_SCL
XFP_SDA	H17	XFP_SDA

10.5.7 XFP expansion CLPD

The XFI interface includes some low-speed signals. None of these signals are required to use the XFP modules, however they are made available to the user FPGA through the IOs of an IO expansion CPLD. The interface used for this IO is the same as described in the section above. See *Hardware: MGT Serial Resources: SFP: Expansion CPLD* for an interface description.


All of the source code required to perform this IO expansion is provided on the user CD.

10.5.8 The daughter card

On each FX FPGA, 4 MGT channels connect to a 300-pin FCI Meg Array connector. These connectors are capable of data rates up to 10Gbs. The meg-array connector itself is a BGA grid of conductors, providing controlled-impedance connections with very low cross talk. The pin out of the MegArray connectors on the DN8000K10 is in a GSSG pattern, with extra ground pins surrounding the signals to bring pair-to-pair cross talk to less than 1%.

More information about the daughter card connector is in the section *Hardware: Daughter card Interface.*

The two daughter card connectors with RocketIO signals DC0 and DC3 differ from the other 300-pin MegArray connectors because they have no general-purpose IO



Nothing is connected to DC0 and DC3 except for MGT signals, power, VCCO0 and VCCO1 (unused), MGTCLK, GCA, GCB, GCC.

Descriptions of these signals are found in Hardware: Daughter cards

10.5.9 The SMAs

SMA RF connectors are the most robust connector on the DN8000K10 for very-high data rates. For MGT channels connected to the SMA interface, there is one SMA connector for each of Transmit Negative, Transmit Positive, Receive Negative, and Receive Positive.

You must use matched cables for a P/N pair. Signals are routed on the host as 50Ohm, loosely coupled differential signals.

The vertical SMA connectors.



The right-angle SMA connectors extend beyond the back panel of the carrier assembly.



SMA connectors have a bandwidth of 16-24Ghz and are suitable for Virtex 4 RocketIO signals up to 10Gbs.


11 FPGA System monitor/ADC

The System Monitor and ADC functions of the Virtex 4 FPGA are no longer supported by Xilinx. One important function of the System Monitor, temperature sensing, has been added to the configuration circuitry. The DN8000K10 will automatically monitor and prevent thermal overload in the sixteen Virtex 4 FPGA array. No user action is required. A Maxim MAX1617A temperature monitor uses a current sensing voltage sours connected to the TDN and TDP pins of the Virtex 4 FPGA to measure changes in internal temperature. The MAX1617A has an IIC interface to the Microcontroller. The microcontroller polls each of the sixteen temperature monitors about once a second. If any of the temperature sensors measure beyond a user-specified temperature, the microcontroller causes a board reset.

The power supply pins of the system monitor are connected. As recommended by the Virtex 4 User Guide

12 Mechanical

12.1 Overview.




There are 4 metal stiffener bars. These are connected to the GND net and are convient for grounding oscilliscope probes and your hand static. User control connections are located on the right edge of the board, or the front of the chassis. High speed serial connectors are located on the left edge of the board, or the back of the chassis. Grounded mounting holes are distributed.

12.2 Base Plate

The DN8000K10 is shipped on a steel base plate to provide protection, stability and an easy way to transport the board.


The reverse side of the base plate has cutaway holes to allow access to the daughter card headers and FPGA JTAG header from the bottom side. The base plate provides standoff holes for mounting daughter cards. For exact dimensions of these stand-offs see the section *Hardware*, *Daughter cards*.

Optionally, the DN8000K10 can ship in a 4U rack mount chassis assembly. See Section Ordering information: Optional Equipment: Chassis.



The DN8000K10 can also be operated outside of the carrier if desired.

13 Test points and Connectors



13.1 Test points

The following table lists all of the test points on the DN8000K10 and the corresponding net. See *Appendix Schematic*.


Assembly Label	Label	Net name	Location	Comment
J278	LVEE5_XFP		70,370 top	-5.2V supply access point for FX0's XFP0 and XFP1 modules
J277	+1.8V_XFP		70,370 top	+1.8V supply access point for FX0's XFP0 and XFP1 modules. Shorted to +1.8V_0 through R3 (0 Ohm)
TP3	DIMM1 CK	DDR1_CK_TEST	270,380 top	Single ended copy of CK0p and CK1p to socket J101
TP1	DIMM0 CK	DDR0_CK_TEST	270, 380 top	Single-ended copy of CK0p and CK1p to socket J100

Assembly Label	Label	Net name	Location	Comment
TP13		+1.2V_4		VCCINT of FPGA F4
TP21		+1.2V_5		VCCINT of FPGA F5
TP12		+1.2V_7		VCCINT of FPGA F7
TP11		+1.2V_6		VCCINT of FPGA F6
TP2	DIMM_VTT0		330,380, top	Termination voltage for DIMMS J100, J101 (DIMM0, DIMM1).
TP7	GND	GND	400,340	Monolithic ground net.
TP17	REFCLKTEST	REFCLKTEST		A single-ended copy of the REFCLK global clock network.
TP37		+5.0VSB		The EPS signal "5SB". Unconnected on DN8000K10
TP43	GND	GND		Monolithic Ground
TP18	GND	GND		Monolithic Ground
TP45		+12.0V		
TP35		-5.0V		Unconnected on DN8000K10
TP32		-12.0V		Unconnected on DN8000K10
TP31		+3.3V		
TP33		+5.0V		
TP47		DDR2_CK_TEST		Copy of CK0p and CK1p signal to DIMM2 (J102) (F13)
TP48		DDR3_CK_TEST		Copy of CK0p and CK1p signal sent to DIMM3 (F14) (J103)
TP15		PH0_TEST_P		Copy of PH0 global clock network output
TP14		PH0_TEST_N		Copy of PH0 global clock network output
TP36		PHOCLKTEST		Single-ended copy of PH0 8442 clock synthesizer output (U310)
TP23		PH1_TEST_N		Copy of PH1 global clock network output. Use differentially with TP22
TP22		PH1_TEST_P		Copy of PH1 global clock network output. Use differentially with TP23.
TP40		PH1CLKTEST		Single-ended copy of PH1 8442 clock synthesizer output (U315)
TP44		PH2CLKTEST		Single-ended copy of PH2 8442 clock synthesizers output (U320)
TP26		PH2_TEST_N		Copy of PH2 global clock network output. Use differentially with TP27.
TP27		PH2_TEST_P		Copy of PH2 global clock network output. Use differentially with TP26.
TP8		+1.2V_0		VCCINT of FPGA F0
TP10		+1.2V_1		VCCINT of FPGA F1
FP9		+1.2V_2		VCCINT of FPGA F2
TP5		+1.2V_3		VCCINT of FPGA F3

TP30	+1.2V_9	VCCINT of FPGA F9
TP29	+1.2V_8	VCCINT of FPGA F8
TP24	+1.2V_11	VCCINT of FPGA F9
TP28	+1.2V_10	VCCINT of FPGA F10
TP34	+1.2V_13	VCCINT of FPGA F13
TP38	+1.2V_12	VCCINT of FPGA F12
TP42	+1.2V_15	VCCINT of FPGA F15
TP39	+1.2V_14	VCCINT of FPGA F14
TP19	+1.2V_16	VCCINT of Configuration FPGA
TP20	+2.1V	This net supplies current for RocketIO nets
TP16	+2.5V_0	This net supplies VCC0 and AVCCAUX for FPGAs F0, F1, F4, F5
TP4	+2.5V_1	This net supplies VCCO and AVCCAUX for FPGAs F2, F3, F6, F7
TP25	+2.5V_3	This net supplies VCCO and AVCCAUX for FPGAs F8, F9, F12, F13
TP46	+2.5V_2	This net supplies VCCO and AVCCAUX for FPGAs F10, F11, F14, F15
TP49	DIMM_VTT1	Termination voltage for DIMM1 (J103)
TP41	+1.8V_1	Internal and IO voltage for DDR2 SODIMM in sockets DIMM0 and DIMM1 (J100, J101)

Grounded test points are distributed to make grounding oscilliscope probes easier.

GND Test Points



13.2 Connectors

The following table lists all of the connectors on the DN8000K10. Also see the Schematics provided on the user CD.

Assy	Purpose	Connector Part	Specification	Signaling	Top/
Num		Number			Bot
J204	IDE. Use to connect remote	AMP 103310-8	ATA-4 http://www.t13.org/project/d1153r18-ATA-ATAPI-4.pdf	5V TTL	Т
J201	CompactFlash socket	Hirose Electronic Co. MI21-50PD-SF-EJR	Compact Flash 3 http://www.compactflash.org/	3V LVTTL	Т
J203	USB	Molex 67068-1000	USB 2 http://www.usb.org/developers/docs/usb_20_02212005.zip	5V differential	Т
J206	Case Fan	Molex 22-05-3031	Pin 1 GND, Pin 2 12V, Pin 3 Open Drain Tachometer input		Т
P204	MCU terminal	AMP 103310-10	Pin 2 TX (output), Pin 3 RX (input), Pin 5 GND	RS232 (12V)	Т

P205	LCD Display	AMP 103310-10	http://www.crystalfontz.com/products/633/data_sheets/CFA_633_k1.9b.pd	RS232 (12V)	Т
P206	User RS232_2	AMP 103310-10	Pin 2 TX, Pin 3 RX, Pin 5 GND FPGA access from MB64B[16]	RS232 (12V)	Т
J207	Case Fan 1	Molex 22-05-3031	Pin 2 12V, Pin 1 GND, Pin 3 Open drain Tachometer	12V	Т
P200	EPS 24	Molex 39-29-1248	http://www.ssiforum.org/Power%20Supplies/EPS12V_Spec%202_1.pdf		T
P201	EPS 8	Molex 39-29-1088	http://www.ssiforum.org/Power%20Supplies/EPS12V_Spec%202_1.pdf		T
P202	EPS 4	Molex 39-29-5043	http://www.ssiforum.org/Power%20Supplies/EPS12V_Spec%202_1.pdf		T
S3	Hard Reset	Omron SW416	Causes the board including the configuration circuit to reset	3.3V Open drain	T
S2	Logic Reset	Omron SW416	Sends the "Logic Reset" signal to the 16 user FPGAs.	3.3V Open drain	Т
BT1	Battery Socket	Keystone 31C0589	Use Type 364 watch battery	1.5V	Т
J200	FPGA JTAG	Molex 87832-1420	Compatible with Xilinx Parallel IV cable http://www.xilinx.com/bvdocs/publications/ds097.pdf	2.5V Open Drain	Т
S1	MCU switch	CTS 219-4MST		3.3V	Т
J225	Configuration CPLD JTAG	Molex 87832-1420	Compatible with Xilinx Parallel IV cable http://www.xilinx.com/bvdocs/publications/ds097.pdf	3.3V Open drain	Т
U203	Boot code EPROM socket	Mill-Max 110-93-308-41-001	Compatible with 24LC64 EPROM and Cypress CY7C68013/TQFP128 http://ww1.microchip.com/downloads/en/DeviceDoc/21189K.pdf	3.3V Open drain	Т
P203	Chassis Controls remote connector	CON10A TENTH??	Pin 1 Logic reset, Pin 3 PS_ON, Pin 5 Hard reset, Pins 2,4,6 GND Logic reset behaves the same as S2 Hard reset behaves the same as S3 PS_ON is specified in the EPS specification (Power supply on)	3.3V Open drain	Т
P208	User RS232 4	MOLEX_71349-1003	Pin 2 TX, Pin 3 RX, Pin 5 GND FPGA access from MB64B[18]	RS232 (12V)	Т
P209	User RS232 5	MOLEX_71349-1003	Pin 2 TX, Pin 3 RX, Pin 5 GND User FPGA access from MB64B[19]	RS232 (12V)	Т
P207	User RS232 3	MOLEX_71349-1003	Pin 2 TX, Pin 3 RX, Pin 5 GND User FPGA access from MB64B[17]	RS232 (12V)	Т
J205	Case Fan	Molex 22-05-3031	Pin 1 GND, Pin 2 12V, Pin 3 Open drain Tachometer		T
J208	Configuration FPGA JTAG	Molex 87832-1420	Compatible with Xilinx Parallel IV cable http://www.xilinx.com/bvdocs/publications/ds097.pdf	2.5V Open drain	Т
J226	Extclk PH0p	Johnson Components 142-0701-201	Feeds global clock 0 (GCLK0) ICS854057	LVDS (modify for LVPECL or CML)	Т
J227	Extclk PH0n	Johnson Components 142-0701-201	Feeds global clock 0 (GCLK0) ICS854057	LVDS (modify for LVPECL or CML)	Т
J228	Extclk PH1p	Johnson Components 142-0701-201	Feeds global clock 1 (GCLK1) ICS854057	LVDS (modify for LVPECL or CML)	Т
J229	Extclk PH1n	Johnson Components 142-0701-201	Feeds global clock 1 (GCLK1) ICS854057	LVDS (modify for LVPECL or CML)	Т
J230	Extxlk PH2p	Johnson Components 142-0701-201	Feeds global clock 2 (GCLK2) ICS854057	LVDS (modify for LVPECL or CML)	Т
J231	Extxlk PH2n	Johnson Components 142-0701-201	Feeds global clock 2 (GCLK2) ICS854057	LVDS (modify for LVPECL or CML)	Т
U408	"FX1_XFP1"	AMP 1367500-1	http://www.xfpmsa.org/XFP_SFF_INF_8077i_Rev4_0.pdf	CML	Т
U409	"FX1_XFP0"	AMP 1367500-1	http://www.xfpmsa.org/XFP_SFF_INF_8077i_Rev4_0.pdf	CML	Т
J239	"FX1_SFP0"	Molex 74441-0001	SFP specification INF-8074.PDF	CML	Т
J238	"FX1_SFP1"	Molex 74441-0001	SPF specification INF-8074.PDF	CML	Т

U405	"FX0_XFP0"	AMP 1367500-1	http://www.xfpmsa.org/XFP_SFF_INF_8077i_Rev4_0.pdf	CML	Т
U404	"FX0_XFP1"	AMP 1367500-1	http://www.xfpmsa.org/XFP_SFF_INF_8077i_Rev4_0.pdf	CML	T
J237	"FX0_SFP0"	Molex 74441-0001	SFP specification INF-8074.PDF	CML	Т
J236	"FX0_SFP1"	Molex 74441-0001	SFP specification INF-8074.PDF	CML	Т
J255	Right-angle SMA	Johnson 142-0701-501	http://www.xilinx.com/bvdocs/userguides/ug076.pdf	CML	Т
J254	Right-angle SMA	Johnson 142-0701-501	http://www.xilinx.com/bvdocs/userguides/ug076.pdf	CML	Т
J253	Right-angle SMA	Johnson 142-0701-501	http://www.xilinx.com/bvdocs/userguides/ug076.pdf	CML	Т
J252	Right-angle SMA	Johnson 142-0701-501	http://www.xilinx.com/bvdocs/userguides/ug076.pdf	CML	Т
J251	Right-angle SMA	Johnson 142-0701-501	http://www.xilinx.com/bvdocs/userguides/ug076.pdf	CML	Т
J250	Right-angle SMA	Johnson 142-0701-501	http://www.xilinx.com/bvdocs/userguides/ug076.pdf	CML	Т
J249	Right-angle SMA	Johnson 142-0701-501	http://www.xilinx.com/bvdocs/userguides/ug076.pdf	CML	Т
J248	Right-angle SMA	Johnson 142-0701-501	http://www.xilinx.com/bvdocs/userguides/ug076.pdf	CML	Т
J271	Right-angle SMA	Johnson 142-0701-501	http://www.xilinx.com/bvdocs/userguides/ug076.pdf	CML	Т
J270	Right-angle SMA	Johnson 142-0701-501	http://www.xilinx.com/bvdocs/userguides/ug076.pdf	CML	Т
J269	Right-angle SMA	Johnson 142-0701-501	http://www.xilinx.com/bvdocs/userguides/ug076.pdf	CML	Т
J268	Right-angle SMA	Johnson 142-0701-501	http://www.xilinx.com/bvdocs/userguides/ug076.pdf	CML	Т
J267	Right-angle SMA	Johnson 142-0701-501	http://www.xilinx.com/bvdocs/userguides/ug076.pdf	CML	Т
J266	Right-angle SMA	Johnson 142-0701-501	http://www.xilinx.com/bvdocs/userguides/ug076.pdf	CML	Т
J265	Right-angle SMA	Johnson 142-0701-501	http://www.xilinx.com/bvdocs/userguides/ug076.pdf	CML	Т
J264	Right-angle SMA	Johnson 142-0701-501	http://www.xilinx.com/bvdocs/userguides/ug076.pdf	CML	Т
J272	"FX0" XFP Refclk	Johnson 142-0701-201	http://www.xfpmsa.org/XFP_SFF_INF_8077i_Rev4_0.pdf	LVPECL	Т
J273	"FX0" XFP RefClk	Johnson 142-0701-201	http://www.xfpmsa.org/XFP_SFF_INF_8077i_Rev4_0.pdf	LVPECL	Т
J275	"FX1" XFP RefClk	Johnson 142-0701-201	http://www.xfpmsa.org/XFP_SFF_INF_8077i_Rev4_0.pdf	LVPECL	Т
J274	"FX1" XFP RefClk	Johnson 142-0701-201	http://www.xfpmsa.org/XFP_SFF_INF_8077i_Rev4_0.pdf	LVPECL	Т
J247	FX0 SMA	Johnson 142-0701-201	http://www.xilinx.com/bvdocs/userguides/ug076.pdf	CML (RocketIO)	Т
J246	FX0 SMA	Johnson 142-0701-201	http://www.xilinx.com/bvdocs/userguides/ug076.pdf	CML (RocketIO)	Т
J245	FX0 SMA	Johnson 142-0701-201	http://www.xilinx.com/bvdocs/userguides/ug076.pdf	CML (RocketIO)	Т
J244	FX0 SMA	Johnson 142-0701-201	http://www.xilinx.com/bvdocs/userguides/ug076.pdf	CML (RocketIO)	Т
J243	FX0 SMA	Johnson 142-0701-201	http://www.xilinx.com/bvdocs/userguides/ug076.pdf	CML (RocketIO)	Т
J242	FX0 SMA	Johnson 142-0701-201	http://www.xilinx.com/bvdocs/userguides/ug076.pdf	CML (RocketIO)	T
J241	FX0 SMA	Johnson 142-0701-201	http://www.xilinx.com/bvdocs/userguides/ug076.pdf	CML (RocketIO)	T
J240	FX0 SMA	Johnson 142-0701-201	http://www.xilinx.com/bvdocs/userguides/ug076.pdf	CML (RocketIO)	Т
J262	FX1 SMA	Johnson 142-0701-201	http://www.xilinx.com/bvdocs/userguides/ug076.pdf	CML (RocketIO)	Т
J263	FX1 SMA	Johnson 142-0701-201	http://www.xilinx.com/bvdocs/userguides/ug076.pdf	CML (RocketIO)	Т
J260	FX1 SMA	Johnson 142-0701-201	http://www.xilinx.com/bvdocs/userguides/ug076.pdf	CML (RocketIO)	Т
J261	FX1 SMA	Johnson 142-0701-201	http://www.xilinx.com/bvdocs/userguides/ug076.pdf	CML (RocketIO)	Т
J258	FX1 SMA	Johnson 142-0701-201	http://www.xilinx.com/bvdocs/userguides/ug076.pdf	CML (RocketIO)	Т
J259	FX1 SMA	Johnson 142-0701-201	http://www.xilinx.com/bvdocs/userguides/ug076.pdf	CML (RocketIO)	Т
J256	FX1 SMA	Johnson 142-0701-201	http://www.xilinx.com/bvdocs/userguides/ug076.pdf	CML (RocketIO)	Т
J257	FX 1 VERT SMA	Johnson 142-0701-201	http://www.xilinx.com/bvdocs/userguides/ug076.pdf	CML (RocketIO)	Т

J234	SAMTEC QSE	QSE-014-9-F-D-DP-A	CML (RocketIO)	Т
J232	SAMTEC QSE	QSE-014-9-F-D-DP-A	CML (RocketIO)	T
J233	SAMTEC FX1	QSE-014-9-F-D-DP-A	CML (RocketIO)	T
J235	SAMTEC FX1	QSE-014-9-F-D-DP-A	CML (RocketIO)	T
J100	DIMM0 F1	Delphi 829-15431499-222	www.jedec.org/download/search/N03-NM9.pdf SSTL18 I and II	Т
J101	DIMM1 F2	Delphi 829-15431499-222	www.jedec.org/download/search/N03-NM9.pdf SSTL18 I and II	Т
J102	DIMM2 F13	Delphi 829-15431499-222	www.jedec.org/download/search/N03-NM9.pdf SSTL18 I and II	Т
J103	DIMM3 F14	Delphi 829-15431499-222	www.jedec.org/download/search/N03-NM9.pdf SSTL18 I and II	Т
J209	FAN HEADER 0	Molex 22-27-2031	Pin 1 GND, Pin 2 12V, Pin 3 Open drain Tachometer	T
J210	FAN HEADER 1	Molex 22-27-2031	Pin 1 GND, Pin 2 12V, Pin 3 Open drain Tachometer	T
J217	FAN HEADER 2	Molex 22-27-2031	Pin 1 GND, Pin 2 12V, Pin 3 Open drain Tachometer	Т
J218	FAN HEADER 3	Molex 22-27-2031	Pin 1 GND, Pin 2 12V, Pin 3 Open drain Tachometer	T
J219	FAN HEADER 4	Molex 22-27-2031	Pin 1 GND, Pin 2 12V, Pin 3 Open drain Tachometer	T
J220	FAN HEADER 5	Molex 22-27-2031	Pin 1 GND, Pin 2 12V, Pin 3 Open drain Tachometer	T
J221	FAN HEADER 6	Molex 22-27-2031	Pin 1 GND, Pin 2 12V, Pin 3 Open drain Tachometer	Т
J22	FAN HEADER 7	Molex 22-27-2031	Pin 1 GND, Pin 2 12V, Pin 3 Open drain Tachometer	T
J223	FAN HEADER 8	Molex 22-27-2031	Pin 1 GND, Pin 2 12V, Pin 3 Open drain Tachometer	Т
J224	FAN HEADER 9	Molex 22-27-2031	Pin 1 GND, Pin 2 12V, Pin 3 Open drain Tachometer	T
J211	FAN HEADER	Molex 22-27-2031	Pin 1 GND, Pin 2 12V, Pin 3 Open drain Tachometer	T
J212	FAN HEADER	Molex 22-27-2031	Pin 1 GND, Pin 2 12V, Pin 3 Open drain Tachometer	Т
J213	FAN HEADER	Molex 22-27-2031	Pin 1 GND, Pin 2 12V, Pin 3 Open drain Tachometer	Т
J214	FAN HEADER	Molex 22-27-2031	Pin 1 GND, Pin 2 12V, Pin 3 Open drain Tachometer	Т
J215	FAN HEADER	Molex 22-27-2031	Pin 1 GND, Pin 2 12V, Pin 3 Open drain Tachometer	Т
J216	FAN HEADER	Molex 22-27-2031	Pin 1 GND, Pin 2 12V, Pin 3 Open drain Tachometer	Т
J276	FPGA JTAG	87332-1420	This header is a duplicate of J200	В
P210	"DC10"	FCI 84578-102		В
P109	"DC9"	FCI 84578-102		В
P108	"DC8"	FCI 84520-102		В
P107	"DC7"	FCI 84520-102		В
P106	"DC6"	FCI 84520-102		В
P105	"DC5"	FCI 84520-102		В
P104	"DC4"	FCI 84578-102		В
P100	"DC0"	FCI 84578-102		В
P101	"DC1"	FCI 84578-102		В
P102	"DC2"	FCI 84578-102		В
P103	"DC3"	FCI 84578-102		В



The Reference Design

This chapter introduces the DN8000K10 Reference Design, including information on what the reference design does, how to build it from the source files, and how to modify it for another application

1 Exploring the Reference Design

1.1 What is the Reference Design?

The reference design is a fully functional Virtex 4 FPGA design capable of demonstrating most of the features available on the DN8000K10. Features exercised in the reference design include:

- Access to the DDR2 modules at 200MHz
- Interaction with the Configuration FPGA and MCU
- Interact with external USB interface
- Access to external LEDs
- Implement 2.5Gbs Rocket I/O Transceivers
- Test daughtercard headers for connectivity.
- RS232 Communication
- Pin-multiplexed FPGA interconnect using LVDS at 700Mbs per signal pair
- Low-speed FPGA interconnect conectivity test

All source code for the FPGA reference design is included on the user CD and may be used freely in customer development. Precompiled configuration streams (.bit files) for your board are included can be used to verify board functionality before beginning development. A build script, described in the section *Compiling the Reference Design* can be used to generate new .bit files.

The Directory Structure of the User CD is as follows:

/Source Code / /USB_Software / / / /MCU / /FPGACode / /RocketIO	Contains All Dini Group-written Verilog, VHDL and C code Contains C source code and MSVS project for the USB Controller Contains C code for Cypress MCU, U200 Contains the code for the DN8000K10 reference design Contains Verilog and VHDL code for the DN8000K10
/ / / /DN8000K10 / / /common / / / /	Rocket IO reference design. Contains Verilog and VHDL code for the DN8000K10 memory and single-ended interconnect reference design. Contains general Verilog and VHDL code used in the DN8000K10 reference design that is not specific to DN8000K10.
/ /ConfigFPGA / / / / / /certify_modules	Contains Verilog source for the configuration FPGA. Since this code is revised frequently, consult the Dini Group before modifying this code and check for firmware updates. Contains board description files for the DN8000K10.
/Schematics / /RevAX1 / /	Contains an abbreviated Schematic of the DN8000K10 in PDF Format
/FPGA Programming Files / / /	Contains compiled configuration streams for the 16 Virtex 4 FPGAs on the DN8000K10. These files were created using the Verilog source code in the Source Code directory, synthesizing, place and route in Xilinx ISE 7.1i, and generated as a .bit format file in bitgen.
/ /Main_Ref_Design / /	This contains the .bit files corresponding to the Main_ref branch of the source code.
/ /LVDS_interconnect / / / /RocketIO / /	This contains the .bit files corresponding to the LVDS branch of the source code This contains the .bit files corresponding to the ROCKETIO branch of the source code.
/Documentation / /Manual	This directory contains the latest yearsion of this document
/ / / /Datasheets / /	This directory contains the latest version of this document available when your DN8000K10 was shipped. This directory contains manufacturer's datasheets for all of the standard or optional parts used on the DN8000K10
/ /Standards / /	This directory contains specifications that were used to design the DN8000K10
/Daughter Card /	This directory contains files relating to the standard test daughter card available from Dini Group for use with the DN8000K10, the DNMEG300 and DNMEG400.
/ Schematics	This directory contains the Schematic of the DNMEG300/400

/... /... in PDF format. Both cards are built from the same schematic.

/... /PCB This directory contains the PCB drawing of the /... /... DNMEG-300/400 for mechanical planning.

/... /Documents This directory contains a user manual and compatibility guide

/... /... for the DNMEG daughter card.

/... /Datasheets This directory contains manufacturer datasheets for all parts

/... /... used on the DNMEG-300 and 400.

/3rdPartySoftware

/... /SMFormat This program can be used to reformat SmartMedia cards, if you accidentally format yours using a non-standard format utility

/... /... (Windows)

/... /Acrobat Reader This program can read all PDF format documents provided on

/... /... the user CD.

1.2 Running the Reference Design

Running the reference design requires default configuration settings. Create a main.txt file with the following contents and load it onto your configuration CompactFlash card.

Verbose level: 2 // Configuration RS232 port (P204) prints messages

Sanity check: y // prevents programming FPGAs with wrong bit streams

8442 PH0 Clock Frequency: 125.125Mhz

8442 PH1 Clock Frequency: 141Mhz

FX Clock Frequency: FX0_1 132Mhz

FX Clock Frequency: FX0_0 125Mhz FX Clock Frequency: FX1_0 100Mhz

FX Clock Frequency: FX1_1 700Mhz

/PH0 Divide By: 2^1 PH1 Divide By: 2^2 /PH2 Divide By: 2^15

GCLKO Select: 8442 // possible option SMA/8442/DIV/SS

GCLK1 Select: DIV // Selects DIVIDE clock

GCLK2 Select: SS / Select Single Step Clock (48Mhz right now)

For more information about the CompactFlash main.txt file, see *Hardware: Configuration: CompactFlash*.

1.2.1 The Precompiled Bit files

The Bit files on the user CD (D:\FPGA Programming Files\) are broken into three groups, the Main_test, RocketIOtest_v4, and LVDS_interconnect. To run each reference design test, the correct .bit file needs to be loaded into the tested FPGA. The tests have been split into three branches to reduce the effort required to place and route the designs.

The main_test files contains memory controllers for the DDR2 SODIMM modules, and some memory mapped internal-FPGA memory. It also contains IO registers accessible through the Main Bus interface for testing inter-FPGA interconnect at low speed.

The RocketIO_test files are only supplied for FPGA F0 and F12, the Virtex 4 FX parts. These designs send a test pattern out each RocketIO channel and compare transmitted data to received data. To use this test, you must connect each RocketIO channel with an external loop back.

The LVDS reference design is designed to run the inter-FPGA interconnect at 350Mhz, doubledata rate. Each output sends a test pattern out and each input checks its received data against the expected test pattern.

For technical information on the reference design's implementation of the Main Bus interface, see *Reference Design: Address Maps.* For more information about how the USB Controller program interacts with the reference design, see *USB Software: Programmer's Guide.*

1.2.2 Load FPGAs with the reference design

Either compile the reference design following the steps provided in *Compiling the reference design*, or copy the compiled reference design provided on the user CD to a compact flash card, following the steps given in *Quick Start Guide*.

Turn on the DN8000K10 and allow the configuration circuitry to load the configuration streams into all 16 FPGAs.

1.2.3 Run the AETest program

The compiled windows version of AETest_usb is provided on the user CD. For Linux and Solaris users, follow the instructions in *USB Software: Compiling AETEST*.

Since there are three versions of the compiled reference design, you must do this step three times to use all of the options in the AETest program.

1.2.4 Run the RocketIO Test

Make sure the RocketIO version of the reference design is loaded into FPGAs F0 and F12.

From the AETest main menu, select option 4, MGT Menu. The MGT test sends a repeating test pattern out all of the RocketIO transmit pairs, and compares the input of each RocketIO channel to that pattern. To run the test, you must loop back each RocketIO pair.

```
C:\dpalmerMKS\AEtest_usb\aeusb_wdm.exe

(0) Display Registers (COL 0)
(1) Display Registers (COL 1)
(2) Loopback toggle (parallel->serial->off)
(3) Powerdown toggle
(4) TX Polarity toggle
(5) Invert TX Polarity for SAMTEC loopback cable
(7) USE REFCLKI
(8) USE REFCLKI
(8) USE REFCLKI
(9) Reset All
(Q) Quit
Enter Option: ______
```

You can easily loop back the SMA channels by connecting the RX and TX connectors of each MGT pair together with an SMA cable. The SFP modules can be tested with an LR loop back attenuator. (For LR modules)

Option 5 of the MGT menu allows you to invert the polarity of the Samtec QSE RocketIO tiles. This must be done if you are using the QSE loopback cable.

The MGT menu also allows you to modify the settings of the MGT tile. Some commonly-used testing features, like internal loopback and clock source settings are available from the MGT menu in the AETest application. Note that for many changes to take effect, the MGT tiles must be reset. All MGT settings can be changed from the AETest application using the DRP interface of the MGTs. Using this interface requires using a memory-map index provided in the *Virtex 4 RocketIO User Guide*.

To verify the function of each MGT tile and it's error rate, select the Display registers COL 0 and 1 menu items in the MGT menu. This will display a dump of the IO registers controlling each MGT channel.

```
C:\dpalmerMKS\AEtest_usb\aetest_usb\aeusb_wdm.exe
                                                                                                             _ | _ | ×
                       status 8A rxstate 1, loopback 0,
0 0, Error Cnt: 0
status 82_rxstate 1, loopback 0,
                                                                       pwrdown 0 txpol
                                                                       0, Last
pwrdown 0
                                     Ø, Error
                                                       loopback 0,
                                                                        pwrdown 0
                                                                        0, Last
pwrdown 0
                                     Ø, Error
                                                             Ø
                        status 80 rxstate
                                                      loopback 0,
                       0 0, Error status 80 rxstate 0 0, Error status 80 rxstate
                                                                        0, Last
pwrdown 0
                                                      loopback 0,
                                                      loopback 0,
                                                                        pwrdown 0
                                     0, Error
                       status
0
                                 82 rxstate
                                                      loopback 0,
                                     0, Error
                                      rxstate
                                                      loopback 0,
                                     0, Error Cnt:
```

To cross-reference which MGT COL and TILE is connected to which external conenctor, see the *Appendix Pins Other*, or see *Hardware: MGT Serial Resources*. The connectivity is different from the F0 to the F12 FPGAs.

Frame Cnt: Shows a 64-bit counter clocked off the MGT tile's USER_CLK. This counter is reset using option 9) Reset All in the MGT menu.

```
LUDS Interconnect test: direction ABC

(1) Display Registers (F0&F1)
(2) Display Registers (F2&F3)
(3) Display Registers (F2&F5)
(4) Display Registers (F6&F7)
(5) Display Registers (F6&F7)
(6) Display Registers (F10&F11)
(7) Display Registers (F10&F11)
(7) Display Registers (F12&F13)
(8) Display Registers (F12&F13)
(8) Display All Registers (F10)
(B) Display All Registers (F1)
(E) Display All Registers (F1)
(E) Display All Registers (F1)
(E) Display All Registers (F4)
(T) TX Reset
(R) RX Reset
(Ø) Start/Restart Test

(U) TX Reset On (Send Training Sequence)
(U) TX Reset Off
(Q) Quit
Enter Option:
```

1.3 Compiling the Reference Design (Windows)

This section deals with the source code to the Reference Design, which can be found on the CD-ROM. All file references are with respect to the root directory of the Reference Design source code (/Source Code/FPGAcode). Files that are specific to the DN8000K10 design are found in the DN8000K10 subdirectory, whereas general application code is found in the common subdirectory.

1.3.1 Modify Source

Copy the FPGAcode directory structure to your hard drive working directory. The Xilinx tools will not allow spaces in the path to your working directory.

Open the top-level source file, fpga.v. There are several defined parameters in the top-level design file that can be used to change the features included in the compiled design. Each possible define statement is in the fpga.v file and commented out.

You should uncomment ONE of the following lines. This line ensures the correct external interfaces are implemented for the FPGA you wish to compile.

```
//`define FPGA_F0
//`define FPGA_F1
//`define FPGA_F2
...
//`define FPGA_F4
```

You should leave the following line uncommented. This define is used by Dini Group for testing.

'define BOARD_DN8000K10

You may uncomment one of the following lines. The INTERCON_SINGLE define enables single ended testing of the inter-fpga interconnects. INTERCON_LVDS_DIR_ABC and INTERCON_LVDS_DIR_CBA are used to test high-speed inter-fpga interconnect. DIR_ABC and DIR_CBA versions both used fixed-direction IO between FPGAs. In each version, the direction is reversed to allow characterization of each bus in both directions.

```
`define INTERCON_SINGLE
//`define INTERCON_LVDS_DIR_ABC
//`define INTERCON_LVDS_DIR_CBA
```

The following define enables a DDR2 controller. This should be uncommented when compiling FPGA F1, F2, F13 and F14.

`define INCLUDE_DDR2

1.3.2 Xilinx ISE

A Xilinx ISE 7.1i project file is not included because ISE is updated so often. To place and route the reference design, create a Xilinx ISE project file.

Get the latest Xilinx ISE service pack from

http://www.xilinx.com/xlnx/xil_sw_updates_home.jsp

Open Xilinx project navigator 7.1i SP4 or later. Earlier versions may not place and route the design as intended by the reference designer.

Select File->New Project

If you would like to use Xilinx built-in XST synthesis, select HDL. Select the speed grade of the FPGAs on your board. This information was specified in the packing slip, or can be obtained from the USB Controller software menu option *Get Stuffing Options*. In the Add Existing Source Dialog (if you are using XST) select only the file fpga.v. This Verilog source file will include all Verilog source files necessary. Make sure not to check the "add to project" box, or the Verilog compiler will not be able to find the included files in the directory structure.

If using XST for synthesis, the following paths must be added to the project:

```
../../common/ddr2/ddr2_to_mb
../../common/ddr2/controller_ver
```

If using XST for synthesis, you must add the following line to fpga.v `define synthesis

This will disable all simulation-only code.

Add a .ucf file containing all of the signal Pin outs, IO settings, and location constraints. An example, working .ucf file has been provided for each FPGA in the directory /standard_reference_design/ucf/

The same ucf file can be used for reference design branches Main_test and LVDS. Use /RocketIOtest_v4/ucf_8k10/

for compiling the RocketIO branch reference design.

1.3.3 The Build Utility: Make.bat

A build utility is included that completes all the above steps using the command-line version of Xilinx ISE. The Build Utility is found at

'FPGAcode/DN8000K10/standard_reference_design/build/make.bat'.

Make sure the following: %XILINX%\bin\nt; are in your Path Environment variable.

Make.bat can be called with the following command line options.

[no option] same as all

all synthesizes, implements, and updates for all 9 FPGAs. clean delete all intermediate files, but leave out directory intact.

clean_all delete all generated files synthesize_all synthesizes for all 16 FPGAs

implement_all implements for all 16 FPGAs (edif files must exist in rev_1 directory) update_all updates for all 16 FPGAs (un-initialized bit files and bmm files must

exist in out directory)

A synthesize, implement, and update for fpga F0
B synthesize, implement, and update for fpga F1
C synthesize, implement, and update for fpga F2

etc...

synthisize_a synthesize for fpga F0 synthisize_b synthesize for fpga F1 synthisize_c synthesize for fpga F2

etc...

implement_a: implement for fpga F0 implement_b: implement for fpga F1 implement_c: implement for fpga F2

etc... CBA ABC SINGLE

Outputs are generated and placed in a new directory /out/. During the place and route step, Xilinx ISE produces output files. These are placed in the /ise/ directory.

To use Make.bat effectively, you need to use command line parameters. You can run a command line program from Windows explorer with command line options by making a shortcut to the Make.bat file, then right click and select properties. In the Target text input form, you can add command line parameters.

The reference design must support any subset of the 16 Virtex 4 FPGAs in any combination of LX100, LX160, and LX200 sizes. Compiler constants are used to include/exclude code, including sections specific to certain FPGAs, sections specific to memory controllers, or may

switch between the LX100 and LX200 part. There are four places where changes must be made to source and project settings to get the desired configuration:

- I. XST synthesis project file
- II. UCF files in 'source/ucf'
- III. Dini Group Source code.

The Make.bat utility makes all of these changes based on the command line parameters supplied.


2 Implementation Details

Each test can be controlled and monitored by reading and writing the state of control registers in each design. These registers are made accessible to the world by memory-mapping them to the "Main Bus" interface. The main bus interface uses the DN8000K10 signals "MB80B[37:0]". These signals are common to all 16 FPGAs. Note that these signals are broken by bus switches. In order to operate the main bus, and hence the reference design, the switches enabling the lower 5 bytes of the MB80B bus must be enabled. See *Hardware: Interconnect: Main Bus* for more information about the MB80B signals. See *Address Maps* below for details about the Main Bus interface.

The following subsections describe the function of each of the three reference design sets.

2.1 Main Test

This reference design tests FPGA interconnect at low speed, and tests the DDR2 SODIMM modules.




The IO buffers' output and enable are memory mapped to the main bus interface. The registers REG_OUT, REG_OE, REG_IN, REG_EN control the FPGAs IOs that are used for inter-FPGA interconnect. See *Address Maps* for the locations of these registers on the main bus.

The test logic is performed in the USB Controller software. The test writes a test pattern to the output register of a selected FPGA and a selected bus, enables the output, and reads back the connected register on the connected FPGA. The test then alters the bit pattern and repeats.

The memory test portion of the Main_test reference design is implemented by mapping the DDR2 memory in the DIMM interfaces to the MainBus interface. This allows software on the host computer to read and write test patterns to the memory during the hardware test.

This portion of the test can be enabled in the source code by setting 'define INCLUDE_DDR2. The memory controller is based on the DDR2 controller generate using the Xilinx memgen Verilog generator. The memory controller from Xilinx was modified to extend the bus width to 64 bits, adaptive clock phase alignment was added, and the clock structure was changed to fit within the clock resources on the DN8000K10. The contents of the DDR2 SODIMM memory interface is memory mapped to the main bus interface. See *Address Maps* for the location of the DDR2 memory interface in the Main Bus. Since the maximum address space of the memory is far greater than the memory space on the Main Bus, an address extension register, REG_DDR2HIADDR, is accessible from the Main bus (see *Address Maps*) that contains the upper bits of address used for all accesses to DDR memory. The REG_HIADDRSIZE register contains the number of bits in REG_DDR2HIADDR that are physically present. For the location of the REG_DDR2HIADDR and REG_HIADDRSIZE registers on the main Bus, see *Address Maps*.



The above diagram shows the clocking structure of the DDR2 interface. For the Main_test reference design, the DDR2 interfaces are run at 200Mhz (400Mb/s x 64Bit). GCLK1 is used as the reference clock for a DLL (digital PLL) inside the FPGA. The output of this clock is fed onto a global clock (low fan-out) network to the signals DDR_CLK_OUTp/n. This signal is externally routed SSTL25 through an ICS855 clock driver configured as a non-PLL buffer. Matched outputs from this buffer are routed as SSTL18 signals to the CK0p/n and CK1p/n

inputs of the DDR2 SODIMM, and the signal DDR_CLK_FBp/n back to a clock input of the Virtex 4 FPGA. The DDR_CLK_FB net routed internal to the FPGA on a dedicated clock feedback path to the DLL, where it ensures the DDR2 controller logic is clocks synchronous to the DDR2 SODIMM.


The latencies of the DDR2 interface are hard-coded to the maximum allowable DDR2 latencies 3-3-3-8.

The register REG_IDCODE returns a constant allowing the USB Controller program to recognize the board as a Dini Group reference design. The USB Controller program can then display reference design status and controls.

2.2 RocketIO V4 Test

This reference design is only provided in a compiled form for FPGAs F0 and F12, the only FPGAs on the DN8000K10 with RocketIO circuits. The RocketIOtest_v4 reference design sends a test pattern, either semi-random, 1010, worst case, or user-specified of the RocketIO outputs on the device, and tests the RocketIO input for that same pattern. The number of successful and failed "frames" of transferred data are counted and stored in the FRAMCNT and ERRCNT registers. (See *Address Maps*) These registers are 64 bits wide, and therefore have two addresses each on the Main Bus. The AETEST_WDM program polls and displays the value of these registers. For a functional link, FRAMECNT should be increasing and ERRCNT should be static. ERRCNT may be small non-zero because it counts errors that occur immediately after MGT reset).

In order to achieve a loop back link, a loop back cable needs to be installed on each of the MGT connectors. Loop back cable for XFP and SFP modules can be found at www.fiberdyne.com. Samtec QSE loop back cables are not available, although a QTE connector can be easily modified into a bit-inverting loop back. Standard SMA cables can be used to loop back the SMA connectors. The daughter card MGT connections can be looped back using the Standard Dini Group DNMEG-300 daughter card (See *Ordering Information: Optional Equipment*). Internal loop back can be enabled for MGTs using the LOOPBACK register.




The reference design uses the ICS84321 synthesizers to produce a reference clock for the MGT circuits. The test patterns are 8 bits wide, and converted to a 10-bit frame using built-in 8B10B encoding. The serial transmit frequency is 2.5Gbs. The MGTs internally provide a parallel clock output at 250Mhz that is used to clock the reference design logic. (The main bus interface is still run off GCLK2 at 48Mhz).

All of the configuration options available (without recreating the configuration stream) are brought out to registers accessible from main bus. (See *Address Maps*). This includes the powerful DRP interface, which allows modifications of the MGTs internal PLL and data routing control registers while the MGT is in operation. Operating links at 10Gbs will most likely require changing internal settings of the MGT circuit to work with your particular link. It is impossible for Dini Group to predict the link conditions of all users, so the default settings are intended to work well on a very short, well-matched noise free link.

2.3 LVDS Test

The LVDS test is made up of two sets of files, the ABC and CBA versions. The IOs on the FPGA pins are bi-directional, and signal integrity issues could be different in the two directions, so two compiled designs are supplied to each bus can be tested in both directions.



The IOs for the test are configured as 10:1 pin multiplexed IOs using the Xilinx ISERDES and OSERDES modules. (See *Hardware: FPGA Interconnect*). GCLK0 supplies the serial clock to the serdes modules at 350Mhz. The serdes modules provide a backend parallel interface at 70Mhz. Data is generated pseudo-randomly using a LFSR.

The design reference for this reference design is Xilinx App note XAPP704.

The external signals are configured as LVDS differential IO. Each external IO uses 2 OSERDES modules in ganged mode, and 2 ISERDES modules in ganged mode. The latency of the OSERDES-LVDS-ISERDES system is 2 clock cycles.

2.3.1 Clock Summary

The clocks used in the Dini Group DN8000K10 reference design are:

GCLK0 – LVDS interconnect (350Mhz, LVDS design only)

GCLK1 – DDR2 interface (200Mhz, Main_test design only)

GCLK2 - Main Bus interface (48Mhz, All designs)

REFCLK – IDELAY modules (200Mhz, LVDS design only)

MGTCLK - RocketIO modules, RocketIO control (250Mhz, RocketIOtest_v4 design only)

3 Address Maps

3.1 Memory Space

The DN8000K10 reference design is controlled from the configuration FPGA over the MB80B[79:0] bus. All reference design functions are controlled by a memory-mapped register interface. This memory-mapped interface can be accessed through the USB controller program, by main.txt file commands, and through the RS232 port. See the next section for the reference design Main Bus interface specification. The memory map for the reference design functions is decoded as follows.

This map is only valid for the "MainTest" reference design.

DDR registers are only meaningful in FPGAs F1, F2, F13, F14.

The upper 4 bits are used by the Dini Group to distinguish FPGAs. F0 is hex '0', F1 is hex '1'... F15 is hex 'A'.

FPGA F0	0x08000002	IDCODE	0x05000121
FPGA F0	0x08000004	INTERCONTYPE	0x34561111
FPGA F0	0x08000006	RWREG	Scratch Register for testing
FPGA F0	0x08000010	LED_OE	Controls LED output enables
FPGA F0	0x08000011	LED_OUT	Controls LED outputs
FPGA F0	0x08100001	CLK_COUNTER	Contains contents of ACLK counter
FPGA F0	0x08100002	CLK_COUNTER	Contains contents of BCLK counter
FPGA F0	0x08100003	CLK_COUNTER	Contains contents of DCLK counter
FPGA F0	0x08100004	CLK_COUNTER	Contains contents of SYSCLK counte
FPGA F0	0x0C000000	ABP0 OUT	W; the output state of FPGA IOs
			connected to the ABP0
			interconenct bus
FPGA F0	0x0C000004	ABP0 OE	W; The ouput enable of each FPGA
			IO on the ABP0 interconnect bus.
FPGA F0	0x0C000008	ABP0 IN	The input state of each FPGA IO
			on the ABP0 interconnect bus
FPGA F0	0x0C00000C	ABP0 Name	"ABP0" (ascii)
FPGA F0	0x0C000010	ABP1 OUT	W; ABP1 IO output values
FPGA F0	0x0C000014	ABP1 OE	W; Output enable of ABP1 bus
FPGA F0	0x0C000018	ABP1 IN	R; ABP1 input values
FPGA F0	0x0C00001C	ABP1 Name	"ABP1" (acsii)

FPGA F0	0x0C000XX0	BUS XX OUT	XX can be 0-21 hex. Output status of
EDCA EO	0.0000037374	DUC VV OF	IOs on bus XX.
FPGA F0	0x0C000XX4	BUS XX OE	XX can be 0-21 hex. OE status of IOs
FPGA F0	0x0C000XX8	BUS XX IN	XX can be 0-21 hex. The input values
FPGA F0	0x0C000XXC	BUS XX Name	The name of the bus XX (schematic)
FPGA F1	0x10000000 -	DDR2 B space	Mapped to DDR2 SODIMM
FPGA F1	0x17FFFFFF	•••	interface
FPGA F1	0x18000002	IDCODE	0x05000121
FPGA F1	0x18000004	INTERCONTYPE	0x34561111
FPGA F1	0x18000006	RWREG	Scratch Register for testing
FPGA F1	0x18000010	LED_OE	Controls LED output enables
FPGA F1	0x18000011	LED_OUT	Controls LED outputs
FPGA F1	0x18100001	CLK_COUNTER	Contains contents of ACLK counter
FPGA F1	0x18100002	CLK_COUNTER	Contains contents of BCLK counter
FPGA F1	0x18100003	CLK_COUNTER	Contains contents of DCLK counter
FPGA F1	0x18100004	CLK_COUNTER	Contains contents of SYSCLK counte
		_	
FPGA F1	0x18000001	DDR2HIADDR	upper address bits for DDR2 interface
FPGA F1	0x18000003	HIADDRSIZE	number of bits in DDR2HIADDR
FPGA F1	0x18000005	DDR2SIZEHIADDR	The size of the DDR2 module.
FPGA F1	0x18000007	DDR2TAPCNT0	Current IDELAY values of DDR2
FPGA F1	0x18000008	DDR2TAPCNT1	interface
FPGA F1	0x1C000XX0	BUS XX OUT	XX can be 0-21 hex. Output status of
			IOs on bus XX.
FPGA F1	0x1C000XX4	BUS XX OE	XX can be 0-21 hex. OE status of IOs
FPGA F1	0x1C000XX8	BUS XX IN	XX can be 0-21 hex. The input values
FPGA F1	0x1C000XXC	BUS XX Name	The name of the bus XX (schematic)
EDC A EQ	0.20000000	DDB2 C	M 1. DDD2.CODIMM
FPGA F2	0x20000000-	DDR2 C space	Mapped to DDR2 SODIMM
FPGA F2	0x27FFFFFF	•••	interface
FPGA F2	0x28000002	IDCODE	0x05000121
FPGA F2	0x28000004	INTERCONTYPE	0x34561111
FPGA F2	0x28000006	RWREG	Scratch Register for testing
FPGA F2	0x28000010	LED_OE	Controls LED output enables
FPGA F2	0x28000011	LED_OUT	Controls LED outputs
FPGA F2	0x281000011	CLK_COUNTER	Contains contents of ACLK counter
FPGA F2	0x28100001 $0x28100002$	CLK_COUNTER	Contains contents of BCLK counter
FPGA F2	0x28100002	CLK_COUNTER	Contains contents of DCLK counter
FPGA F2	0x28100003	CLK_COUNTER	Contains contents of SYSCLK counter
11 0/11/2	UAZ01UUUU4	CLIX_COUNTER	Contains Contents of 31 SCLIN Counte
FPGA F2	0x28000001	DDR2HIADDR	upper address bits for DDR2 interface
FPGA F2	0x28000001	HIADDRSIZE	number of bits in DDR2HIADDR
-1-01114	522-000000J		

FPGA F2	0x28000005	DDR2SIZEHIADDR	The size	of the	DDR2	module.
FPGA F2	0x28000007	DDR2TAPCNT0	Current II	DELAY v	values of	DDR2
FPGA F2	0x28000008	DDR2TAPCNT1	interface	e		

3.1.1 Decoder

The following is an address decoder diagram.

Bit Rar	nge											
31:28		27:25										
FPGA		DDR			DDR2 Memory map,							
Detern			RCONSEL		nal IO Memory map, or							
which		REG		Interna	al control registers							
contain		Regist	er bank select									
register	r	<u></u>		<u>L</u>		<u>L</u>		<u>L</u>		<u></u>		
0000	F0	0xx	DDR2SEL									
0001	F1	110	IOSEL									
0010	F2	100	REGSEL									
0011	F3	111	ROCKETIO									
1111	F15											
l .		DDR	2SEL	24:0								
					1 5555							
					ory mapped to DDR2							
					ory module (32-bit words)							
		_		(F1, F2	2, F13, F14 only)							
			IOSEL	11:8								
		<u> </u>		0xF	LVDS_GENREG							
				0x0	LVDS_BANK0_REG							
		г	REGSEL	11:4		3:2						
			KEGOEL	11:4		5:2						
					Bus Select				G_OUT		utput bit for the selecte	
				9D-9E					G_OE		es the output Buffer fo	
				9A-9C					G_IN		only) the value of the in	nterconnect signal
				00-99	FPGA-FPGA			REC	G_EN		FFFFF	
										(30-bit	values)	
				5:0								
				0x01	DDRHIADDR			13 b	oits	(Hiadd	lr)	
				0x05	DDR2SIZE			8 bit	ts	its x 12	28MB	
				0x02	IDCODE			32 b	its	returns	S'ID_CODE	
				0x20	CLKCOUNTER							
					else					"DEA	D5566"	
		RO	CKETIO	21:20	•	19:16		8		7:0		
		(F0:	and F12 only)									
			•	00	COL_O	TILE		DRI	Р			
				01	COL_1	SELEC						
						0000	Y0	1	DRP	1		
						0001	Y1	0	NOT DRP			
						0100	Y4					
						<u> </u>		D	<u> </u>	7.0		
								DRI	l'	7:0		
										Memo	ry Mapped to MGT D	ORP interface
								NTO!	TDDD	7.0		
								NO	T DRP	7:0		
										0x00	RESET	Bit0 - txreset Bit1 -rxreset
										0x01	LOOPBACK	2bits – Loopback mode
										0x02	POWERDOWN	1 bit – powerdown mode
										0x05	PATTERNSEL	2 bits – select test pattern
										0x06	CLKSTABLE	2 bits
										0x07	POLARITY	bit0-Txpolatiry,bit1 Rxpol.
										0x04	ID	0xDEAD9876
										0x80	FRAMCNT0	# of frames sent (32:0)
										0x81	FRAMCNT1	# of frams sent (bits 47:32)
										0x82	ERRCNT0	# of errors (32:0)
										0x83	ERRCNT1	#of errors (47:0)
										0x84	RXSTATE	3bits MGT RXSTATE
										0x85	LASTDATA	32bits (Last frame's data)
								_		_		


4 Main Bus Signaling

The bus is implemented over the shared MB80B bus (80 bits). This bus has connection to all 16 Virtex 4 FPGAs. See Appendix Pins Other for the pin connection of these signals.


The reference design transactions over main bus are synchronous to GCLK2. For proper operation, this clock should be set to a frequency 50Mhz or below.

All transactions are initiated by the configuration FPGA. To complete a read, the Configuration FPGA presents a 32-bit address on the AD bus (MB80B[31:0]) and asserts an address latch enable signal, ALE (MB80B[32]). Each FPGA using the interface should register the value on the AD bus. On the next clock cycle, the Configuration FPGA asserts RD to begin a read command. Each FPGA using the interface should decode the address to determine if it should begin to control the DONE and VALID signals. For 1-255 clock cycles, the user FPGA may extend the read command by holding VALID and DONE low. During this time, the configuration FPGA will not attempt to begin a new transaction.

To send data back to the configuration FPGA, the user FPGA presents the 32 bit data value on AD[31:0] and asserts VALID (MB80B[35]). To release control of the main bus, the user FPGA one cycle later asserts DONE (MB80B[33]). It must then tri-state the AD, DONE, and VALID signals. The user should use the Xilinx PULLDOWN on the DONE and VALID IO buffers to prevent these signals from changing state during an idle main bus.



A write command is initiated by the configuration FPGA.



One cycle after presenting the address, the configuration FGPA presents a 32 bit data on the AD bus. The user FPGA then asserts DONE 1-255 clock cycles late



Ordering Information

Dini Group part number **DN8000K10**

1 FPGA Options

1.1 FPGA F0, F12

Select an FPGA part to be supplied in the F0 and F12 position. These FPGAs slots are the only available with the FX family of Virtex 4 FPGAs. Installing these slots enables use of RocketIO MGT 10Gb serial transceivers.

In order to use SFP FX1_SFP[0/1], SAMTEC J235, the FX60 or FX100 part is required for F12.

In order to use daughter card DC0 channel 3,4 or SMAs Channel 2,3, the FX60 or FX100 part is required for F0

In order to use the SAMTEC channel 5,6,7,8 the FX100 part is required or F0 and F12

In order to achieve 10Gbs operation on the MGT transceivers, speed grade –12 is required. In order to achiever 1Gb operation of the inter-FPGA interconnect, the –12 speed grade is required.

NONE

FX40-10-11-12

FX60-10-11-12

FX100-10-11-12

1.2 FPGA F1, F2, F3, F4, F5, F6, F7, F8, F9, F10, F11, F13, F14, F15:

Select an FPGA part to be supplied in the B position. This FPGA is connected to an expansion header, a memory module socket, and can source global clocks. The –12 speed grade is required for full speed operation (1Gbs/pair) of the interconnect between FPGAs.

NONE

LX100 -10 -11 -12

LX160 -10 -11 -12

LX200 -10 -11 -12

1.3 Configuration FPGA:

The configuration FPGA (Xilinx Virtex 4 LX 40)

For special configuration requirements, an expansion header is connected to the configuration FPGA. Connectivity to this header requires upgrading the configuration FPGA to an LX80.

2 Multi-Gigabit Serial Options

2.1 Serial Clock Crystals

The DN8000K10 is equipped with frequency synthesizers (ICS84321) for its high-speed serial (MGT) interfaces. These synthesizers are appropriate for serial transmission speeds of up to 10Gbs. By default, the crystals supplied are 25.0000Mhz (MGT left or right columns) and 25.50000Mhz (MGT left column only)

These selections are suitable to meet most common serial protocols that are supported by Xilinx MGTs and the DN8000K10. If you have specific MGT requirements, be sure to contact Dini Group about your needs before placing your order.


Dini Group keeps the following crystals in stock for MGTs: 9.8304Mhz, 12.890Mhz, 14.318Mhz, 16.00Mhz, 21.477Mhz, 24.576Mhz, 25.00Mhz The default option is 25.000 MHz.

3 Optional Equipment

3.1 Rack mount Chassis

The DN8000K10 is shipped on a steel base plate "carrier" to provide protection, stability and an easy way to transport the board. Optionally, the DN8000K10 can ship inside a 4U rack mount chassis. This carrier can be used externally to the chassis, as well as mounted inside the chassis. The carrier allows the assembly to rest either FPGA-side up or FPGA-side down. The steel base plate provides strain relief for daughter card insertion and removal, and provides a heat-sinking path for the motherboard.

The chassis front panel provides an LCD display, a remote power switch, a configuration reset switch, a logic reset switch, a remote Compact Flash drive, and cooling fans. Apertures with cover plates are used to provide access for daughter card cables.




The fans mounted on the front panel of the chassis provide cooling when the DN8000K10 is operated with the chassis lid on. A 500W EPS power supply mounts inside the chassis and exhausts out the backside of the chassis.

Controls available on the front face of the Chassis are logic reset button, system reset button, power on button, an LCD readout with input buttons, USB port and four RS232 ports.

3.2 Daughter cards

The Dini Group supplies standard daughter cards and memory modules that you can use with the DN8000K10.

 DN8000K10DC300 card – 48 signals on Mictor connectors, 62 signals on .1" TP headers. 4 RocketIO channels, global clock input.





- DN8000K10DC400 card 48 signals on Mictor connector, 124 signals on .1" pitch TP headers, 4 RocketIO channels, global clock input.
- SRAM module for use in the 200-pin SODIMM sockets of the DN8000K10. QDRII, 300Mhz 64x2Mb
- SRAM module for use in the 200-pin SODIMM socket. 64x2Mb Standard SDR SRAM. Pipelined or Flow through, NoBL available
- RLDRAM module for use in the 200-pin SODIMM socket. 64x16Mb, 300Mhz DDRII
- Flash module for use in the 200-pin SODIMM header.
- Mictor module for use in the 200-pin SODIMM header. (2 Mictor 38 connectors for use with logic analyzer)

4 Third Party Equipment

You may also want to obtain from a third party vendor

DDR2 SDRAM SODIMM (200 pin)
 PC2-3200 CL=3 Unbuffered
 Acceptable Part List from crucial.com
 CT12864AC40E (1GB)
 CT6464AC40E (512MB)
 CT3264AC40E (256MB)

SFP modules

IBM part 13N1796 from insight.com \$180 (FibreChannel) Asante GBIC 1000SX insight.com \$104 (1000Base-SX) 3Com 3CSFP81 insight.com \$131 (100Base-FX) 3Com 3CSFP93 insight.com \$154 (1000Base-T)

• XFP modules

- Intel part TXN181070850X18 from insight.com \$692
- XFP heatsink/clip Tyco part 1542992-2
- 5.2V bench supply for powering ECL-based XFP modules (if required)
- Xilinx Parallel IV cable \$95, or Xilinx Platform USB cable \$149
 Xilinx.com
- LVPECL oscillators for RocketIO MGT clocking. (The DN8000K10 comes with a 250Mhz oscillator standard)

Epson Part EG-2102CA PECL digikey.com \$40

- Xilinx ChipScope for embedded logic analyzer functionality.
- Surface-mount reference crystals for RocketIO (ISC84321) synthesizers or global (ICS8442) synthesizers.

5 Common Problems

5.1.1 Simulation Does not match Synthesis

Make sure that the clock your design uses is running with an Oscilloscope or the USB Controller program.

Check the pin out in your constraint file against the schematic or the Dini Group supplied USF files. Common pin assignment mistakes are with the daughter card headers.

Check the place and route (.PAR) report file to make sure that 100% of the IOBs you used have LOC constraints. Even if one IOB is not constrained, it could be placed in a location that causes other problems with the board or your design.

Read the .PAD report to make sure your constraints were applied correctly.

For problems with the Main Bus, make sure that none of the other FPGAs are driving those MB pins.

Make sure tri-state signals with pull-ups are driven before they are released. The timing in simulation will be different than in operation.

Pack all IOs in IOB registers. The compiler hint to do this in XST is /*synthesis xc_props="IOB=true" */. Check the map report (.mrp) and check the % IO packed in IOB. This should be 100%. Sometimes the place and route tool removes registers from the IO block to meet timing constraints. This can be stopped by adding clock-to-out and clock-to-in constraints. See Xilinx documentation for the OFFSET constraint.

Make sure that the "Unused IOBs" option in the ISE bitgen settings is set to "Float." If it is set to "Pull down," then be aware that FPGAs are driving any pin that is not assigned in the source code.

5.1.2 XST is giving errors because it cannot find virtex4.v or resync.v Add the line 'define synthesis when using XST.

The provided XST projects include ../../common/ddr2/ddr2_to_mb/ in the path. You must include this path in your ISE project, or copy the contained files to your source directory.

5.1.3 Signal name[0] exists in my code, but place and route MAP step complains the signal name[0] from my ucf file does not exist

The XST compiler renames bus indexes using <> brackets instead of [] brackets. Now the mapping step cannot see the signals. Rename the IO constraints in the ucf file to use <> brackets.

If the output of a module is not used, your synthesis program may remove the module completely. A UCF constraint on that module will fail.

- 5.1.4 Certify fails because the ports on my Virtex 4 do not match the specified part There is an error in the Certify part description files for FX60 parts in the 1153 package. Copy these files from the user CD in the /certify/ directory.
- 5.1.5 The DN8000K10 cannot read my SmartMedia card. The RS232 port prints: Bad SM card format

If you formatted the SmartMedia card using Windows, the DN8000K10 will no longer be able to read the file structure on the card. Reformat the card using the program on the User CD D:/3rdParty/SMFormat

5.1.6 There is a lot of deterministic jitter (DJ) on my RocketIO channel For long links, or links exhibiting loss over poor connectors (all connectors). The default preemphasis settings need to be changed. Read the Virtex 4 RocketIO Users Guide, UG076. The DRP registers that need to be adjusted are TXPRE, TX, TXPOST

5.1.7 There is a lot of deterministic jitter (DJ) on my RocketIO clock signals Estimate the deterministic jitter on your clock by sending a 101010 pattern over a RocketIO TX pin, or using an active probe directly on the outputs of the RocketIO differential oscillator. Routing clocks through FPGA fabric or using a non-MGT clock input will cause a large duty cycle distortion.

5.1.8 My design works correctly in all the FPGAs except for one

Make sure you are meeting all your design constraints. A marginal timing margin will work in most FPGAs, but not all.

- 5.1.9 RocketIO is getting a high bit error rate
- 5.1.10 RocketIO is not working

5.2 Common Questions

5.2.1 Where are all of the debug pins

DNMEG-300 and DNMEG-400 daughter cards for debug access are available from Dini Group for a nominal fee.

5.2.2 Where can get the daughter card connectors?

Dini Group can supply these in small quantity at cost.

5.2.3 Can I use two Dini Products at the same time?

The USB utility, AETest_usb can select among any number of Dini Group products at once. You must run a separate copy of AETest for each board. There is a menu option "change current device", that lets you switch to another installed device.

The feature will be added to USB Controller soon. Contact support@dinigroup.com for requests.

5.2.4 Do you provide a board description file for ____? No. Just Certify.

5.2.5 Where is the VHDL reference design?

The VHDL reference design will not be available at the initial release of the DN8000K10. Email support@dinigroup.com for a schedule

•