





User Manual, PCIe x8 GEN 2 Cable Adapter

OSS-PCIe-HIB25-x8-H (Host) OSS-PCIe-HIB25-x8-T (Target)







Table of Contents

1. Overview

1.a. Host cable adapter	3
1.b. Target cable adapter	3
1.c. Specifications	4
1.d. Block diagram	5

2. Initial set-up

2.a. Unpacking instructions	6
2.b. Installation and Removal	
2.c. Installing the host cable adapter	.6
2.d. Removing the host cable adapter	.7
2.e. When using with any third party I/O device	

3. Ordering information


3.a. Ordering Information .	 8
orar oracing internation.	

4. Appendix

1. Overview

1.a. Host cable adapter

The host adapter (Part # OSS-PCIe-HIB25 x8-H) installs into the host computer's slot, allowing communication between a processor and an I/O point.



1.b. Target cable adapter

The target cable adapter (Part# OSS-PCIe-HIB25-x25-x8-T) installs into the target slot of an OSS 2-slot backplane and extends the PCIe bus to a single add-in board installed in the I/O slot of the 2-slot backplane.



1.c. Specifications


Dimensions (H x L): 2.2 x 4.5 inches (55 x 114mm) Front Panel Connectors: One PCIe x8 cable connector Front Panel Indicators: Power On / Cable Present LEDs Power Consumption (designed to meet the following conditions) 3.75W typical, 3.3@1.3A Operating Environment (designed to meet the following conditions) Temperature Range: 0° to 50°C (32° to 122°F) Relative Humidity: 10 to 90% non-condensing Shock: 30g acceleration peak (11ms pulse) Vibration: 5-17 Hz 0.5" double amplitude displacement; 7-2000Hz, 1.5g acceleration. Agency Compliance: UL60950, FCC Class A, CE, KCC Class B, 이 기기는 가정용(B 급) 전자파적합기기로서 주로 가정에서 사용하는 것을 목적으로 하며, 모든 지역에서 사용할 수 있습니다.



Environmental Compliance: EU Directive 2002/95/EC (RoHS)



1.d. Block Diagram



2. Initial Set-Up

2.a. Unpacking Instructions


- 1) If the carton is damaged when you receive it, request that the carrier's agent be present when you unpack and inspect the equipment.
- 2) After unpacking, verify that all items listed in the packing list are present.
- 3) Inspect the equipment for shipping damage.
- 4) Save all packing material for storage or return shipment of the equipment.

2.b. Installation and Removal

- 1) Power down the host system.
- 2) Open the chassis according to your system documentation.
- 3) Remove the Host Cable Adapter from the protective bag, observing proper ESD safety procedures.


2.c. Installing the Host Cable Adapter:

- 1) Insert the Host Cable Adapter into a PCIe x8 or x16 add-in card slot. Make sure that the card is well seated and tighten the screw.
- 2) Attach the cable by first pulling back on the retractor ring. With the keyed slot aligned with the connector key ridge on the slot cover, insert the cable connector into the connector shell on the board until the connector teeth snap securely into the holes in the cable shell.
- 3) The connectors on either end of the PCIe x8 cable are identical. Each connector is equipped with a retractor to allow the connector to be locked into place.



2.d. Removing the host cable adapter

1) To remove cable pull back on green thumb tab to release metal pins and gently separate.



2) Loosen and remove the screw before removing the Host Cable Adapter from the card slot.

2.e. When using with any third party I/O device:

- 1) Install the downstream board into the appropriate PCIe slot.
- 2) Connect the external power source (separate from the host system power supply) to the downstream device if necessary.
- 3) Connect the PCIe cable to both the upstream host adapter and the downstream device.

4. Ordering Information

OSS-PCIe-HIB25-x8-H - One Stop Systems HIB25 x8 host cable adapter. OSS-PCIe-HIB25-x8-T - One Stop Systems HIB25 x8 target cable adapter.

OSS-PCIe-HIB25-x4-H – PCIe x4 Gen 2 host cable adapter installs in a x4, x8, x16 expansion slot of a host system to extend the host PCIe bus to an expansion system or PCIe device.

OSS-PCIe-HIB25-x4-T – PCIe x4 Gen 2 target cable is only used with the OSS 2-slot PCIe backplane to add a single PCIe card to a host.

OSS-PCIe-HIB25-x8-H – PCIe x8 Gen 2 host cable adapter installs in a x8 or x16 expansion slot of a host system to extend the host PCIe bus to an expansion system or PCIe device.

OSS-PCIe-HIB25-x8-T – PCIe x8 Gen 2 target cable adapter is only used with the OSS 2-slot PCIe backplane to add a single PCIe card to a host.

OSS-PCIe-HIB25-x16-H – PCIe x16 Gen 2 host cable adapter installs in a x16 expansion slot of a host system to extend the host PCIe bus to an expansion system or PCIe device.

OSS-PCIe-HIB25-x16-T – PCIe x16 Gen 2 target cable adapter is only used with the OSS 2-slot PCIe backplane (OSS-PCIeBP-2010, P.34) to add an additional PCIe slot to any device.

OSS-XMC-HIB25-x8 – XMC PCIe x8 Gen 2 host cable adapter installs in an XMC connector on a host carrier board and cables to a PCIe downstream device or expansion chassis.

OSS-PCIe-HIB35-x4 – PCIe x4 Gen 2 cable adapter with PCIe switch (including NT port and DMA controller) operates in upstream or downstream mode with DIP switch setting change.

OSS-SHB-ELB-x4/x8-2.0 – PCIe x8 or x4 Gen 2 expansion link board installs in SHBe slot of a PCIe Gen 2 backplane, allowing either x8 or x4 cable inputs from upstream host system.

OSS-PCIe-CA-x1/x4 – PCIe cable adapter fits into slot or stand-alone, converts PCIex1 cable to PCIex4 cable.

OSS-PCIe-CA-x4/x8 – PCIe cable adapter fits into slot or stand alone, converts PCIex4 cable to PCIe x8 cable.

OSS-PCIe-CBL-x4-1M – 1 meter PCIe x4 cable with PCIe x4 connectors.

OSS-PCIe-CBL-x4-2M - 2 meter PCIe x4 cable with PCIe x4 connectors.

OSS-PCIe-CBL-x4-3M - 3 meter PCIe x4 cable with PCIe x4 connectors.

OSS-PCIe-CBL-x4-5M – 5 meter PCIe x4 cable with PCIe x4 connectors.

OSS-PCIe-CBL-x4-7M – 7 meter PCIe x4 cable with PCIe x4 connectors.

OSS-PCIe-CBL-ACT-x4-10M - 10 meter active optical cable with PCIe x4 connectors.

OSS-PCIe-CBL-ACT-x4-100M - 100 meter active optical cable with PCIe x4 connectors.

Appendix

Pin Assignments

Connectors PCIe x8 Card Edge Connector

- The pins are numbered as shown with side A on the top of the centerline on the solder side of the board and side B on the bottom of the centerline on the component side of the board.
- The PCIe interface pins PETpx, PETnx, PERpx, and PERnx are named with the following convention: "PE" stands for PCIe high speed, "T" for Transmitter, "R" for Receiver, "p" for positive (+), and "n" for negative (-).
- Note that adjacent differential pairs are separated by two ground pins to manage the connector crosstalk.

D'. "		Side B	Side A				
Pin #	Name	Description	Name	Description			
1	+12V	12V Power	PRSNT1#	Hot-Plug presence detect			
2	+12V	12V Power	+12V	12V Power			
3	+12V	12V Power	+12V	12V Power			
4	GND	Ground	GND	Ground			
5	SMCLK	SMBus clock	JTAG2	тск			
6	SMDAT	SMBus data	JTAG3	TDI (Test Data Input)			
7	GND	Ground	JTAG4	TDO (Test Data Output)			
8	+3.3V	3.3 V power	JTAG5	TMS (Test Mode Select)			
9	JTAG1	TRST# (Test Reset)	+3.3V	3.3 V power			
10	3.3Vaux	3.3 V auxiliary power	+3.3V	3.3 V power			
11	WAKE#	Signal for link reactivation	PERST#	Fundamental reset			
Mechanical key							
12	RSVD	Reserved	GND	Ground			
13	GND	Ground	REFCLK+	Deference cleak (differential pair)			
14	PETp0	Tronomittar differential pair Lana O	REFCLK	Reference clock (differential pair			
15	PETn0	Transmitter differential pair, Lane 0	GND	Ground			
16	GND	Ground	PERp0				
17	PRSNT2#	Hot-Plug presence detect	PERn0	Receiver differential pair, Lane 0			
18	GND	Ground	GND	Ground			
19	PETp1		RSVD	Reserved			
20	PETn1	Transmitter differential pair, Lane 1	GND	Ground			
21	GND	Ground	PERp1	Dessiver differential name to an			
22	GND	Ground	PERn1	Receiver differential pair, Lane 1			
23	PETp2	Tropomittor differential pair 1 and 2	GND	Ground			
24	PETn2	Transmitter differential pair, Lane 2	GND	Ground			
25	GND	Ground	PERp2	Possiver differential pair Lans 2			
26	GND	Ground	PERn2	Receiver differential pair, Lane 2			
27	PETp3	Tropomittor difforential pair Lange	GND	Ground			
28	PETn3	Transmitter differential pair, Lane 3	GND	Ground			

29	GND	Ground	PERp3			
30	RSVD	Reserved	PERn3	Receiver differential pair, Lane 3		
31	PRSNT2#	Hot-Plug presence detect	GND	Ground		
32	GND	Ground	RSVD	Reserved		
33	PETp4	Tronomittor differential pair 1 and 4	RSVD	Reserved		
34	PETn4	Transmitter differential pair, Lane 4	GND	Ground		
35	GND	Ground	PERp4			
36	GND	Ground	PERn4	Receiver differential pair, Lane 4		
37	PETp5	Tronomittor differential pair I and 5	GND	Ground		
38	PETn5	Transmitter differential pair, Lane 5	GND	Ground		
39	GND	Ground	PERp5	Dessiver differential pair Lans F		
40	GND	Ground	PERn5	Receiver differential pair, Lane		
41	PETp6	Tronomittor differential pair Long C	GND	Ground		
42	PETn6	Transmitter differential pair, Lane 6	GND	Ground		
43	GND	Ground	PERp6	Receiver differential pair, Lane 6		
44	GND	Ground	PERn6	Receiver differential pail, Lane o		
45	PETp7	Transmitter differential pair, Lane 7	GND	Ground		
46	PETn7	Transmitter unterential pair, Lane 7	GND	Ground		
47	GND	Ground	PERp7	Possiver differential pair Lans 7		
48	PRSNT2#	Hot-Plug presence detect	PERn7	Receiver differential pair, Lane 7		
49	GND	Ground	GND	Ground		

Table 1: Pin-out for the PCIe x8 Card Edge Connector on the Host Cable Adapter

Notes:


1 Optional signals that are not implemented are to be left as no connects on the board side connector.

2 Reserved signals must be left as no connects on the board side connector.

3 Although support of CWAKE# is optional from the board side connector perspective, an allocated wire is mandated for the cable assembly.

4 Board side pin-out on both sides of the Link is identical. The cable assembly incorporates a null modem for the PCIe transmit and receive pairs.

PCI Express x8 Connector Pin Assignment



Row A, Pin 1

	Row A	Row B		Row A	Row B		Row A	Row B
Pin #	Signal Name	Signal Name	Pin #	Signal Name	Signal Name	Pin #	Signal Name	Signal Name
1	GND	GND	13	GND	GND	24	PETn4	PERp4
2	PETp0	PERp0	14	CREFCLK+	PWR (3.3V)	25	GND	GND
3	PETn0	PERn0	15	CREFCLK-	PWR (3.3V)	26	PETp5	PERp5
4	GND	GND	16	GND	PWR (3.3V)	27	PETn5	PERn5
5	PETp1	PERp1	17	RSVD	PWR RTN	28	GND	GND
6	PETn1	PERn1	18	RSVD	PWR RTN	29	PETp6	PERp6
7	GND	GND	19	SB_RTN	PWR RTN	30	PETn6	PERn6
8	PETp2	PERp2	20	CPSRNT\$#	CWAKE#	31	GND	GND
9	PETn2	PERn2	21	CPWRON	CPERST#	32	PETp7	PERp7
10	GND	GND	22	GND	GND	33	PETn7	PERn7
11	PETp3	PERp3	23	PETp4	PETp4	34	GND	GND
12	PETn3	PERn3	24	PETn4	PERp4			

PIN- out for the PCIe x8 Cable

Signal Descriptions

PETp(x)	PCI Express Transmit Positive signal of (x) pair.					
PETn(x)	PCI Express Transmit Negative signal of (x) pair.					
PERp(x)	PCI Express Receive Positive signal of (x) pair.					
PERn(x)	PCI Express Receive Negative signal of (x) pair.					
CREFCLK+/-	Cable REFerence CLocK: Provides a reference clock from the host system to the remote system.					
SB_RTN	Side Band ReTurN: return path for single ended signals from remote systems.					
CPRSNT#	Cable PReSeNT: Indicates the presence of a device beyond the cable.					
PWR PoWeR: Provides local power for in-cable redriver circuits. Only needed on long cables. Power does not go across the cable.)						
PWR_RTN	PoWeR ReTurN: Provides local power return path for PWR pins.					
CWAKE#	Cable WAKE					
CPERST#	Cable PCI Express Reset					