# SECTION 2 INTRODUCTION

The section provide a brief introduction to the M68000 microprocessors (MPUs). Detailed information on the programming model, data types, addressing modes, data organization and instruction set can be found in M68000PM/AD, *M68000 Programmer's Reference Manual*. All the processors are identical from the programmer's viewpoint, except that the MC68000 can directly access 16 Mbytes (24-bit address) and the MC68008 can directly access 1 Mbyte (20-bit address on 48-pin version or 22-bit address on 52-pin version). The MC68010, which also uses a 24-bit address, has much in common with the other devices; however, it supports additional instructions and registers and provides full virtual machine/memory capability. Unless noted, all information pertains to all the M68000 MPUs.

### 2.1 PROGRAMMER'S MODEL

All the microprocessors executes instructions in one of two modes—user mode or supervisor mode. The user mode provides the execution environment for the majority of application programs. The supervisor mode, which allows some additional instructions and privileges, is used by the operating system and other system software.

### 2.1.1 User' Programmer's Model

The user programmer's model (see Figure 2-1) is common to all M68000 MPUs. The user programmer's model, contains 16, 32-bit, general-purpose registers (D0–D7, A0–A7), a 32-bit program counter, and an 8-bit condition code register. The first eight registers (D0–D7) are used as data registers for byte (8-bit), word (16-bit), and long-word (32-bit) operations. The second set of seven registers (A0–A6) and the user stack pointer (USP) can be used as software stack pointers and base address registers. In addition, the address registers can be used for word and long-word operations. All of the 16 registers can be used as index registers.



Figure 2-1. User Programmer's Model (MC68000/MC68HC000/MC68008/MC68010)

### 2.1.2 Supervisor Programmer's Model

The supervisor programmer's model consists of supplementary registers used in the supervisor mode. The M68000 MPUs contain identical supervisor mode register resources, which are shown in Figure 2-2, including the status register (high-order byte) and the supervisor stack pointer (SSP/A7').



Figure 2-2. Supervisor Programmer's Model Supplement

The supervisor programmer's model supplement of the MC68010 is shown in Figure 2-3. In addition to the supervisor stack pointer and status register, it includes the vector base register (VRB) and the alternate function code registers (AFC). The VBR is used to determine the location of the exception vector table in memory to support multiple vector tables. The SFC and DFC registers allow the supervisor to access user data space or emulate CPU space cycles.





### 2.1.3 Status Register

The status register (SR),contains the interrupt mask (eight levels available) and the following condition codes: overflow (V), zero (Z), negative (N), carry (C), and extend (X). Additional status bits indicate that the processor is in the trace (T) mode and/or in the supervisor (S) state (see Figure 2-4). Bits 5, 6, 7, 11, 12, and 14 are undefined and reserved for future expansion





## 2.2 DATA TYPES AND ADDRESSING MODES

The five basic data types supported are as follows:

- 1. Bits
- 2. Binary-Coded-Decimal (BCD) Digits (4 Bits)
- 3. Bytes (8 Bits)
- 4. Words (16 Bits)
- 5. Long Words (32 Bits)

MOTOROLA M68000 8-/16-/32-BIT MICROPROCESSOR USER'S MANUAL

In addition, operations on other data types, such as memory addresses, status word data, etc., are provided in the instruction set.

The 14 flexible addressing modes, shown in Table 2-1, include six basic types:

- 1. Register Direct
- 2. Register Indirect
- 3. Absolute
- 4. Immediate
- 5. Program Counter Relative
- 6. Implied

The register indirect addressing modes provide postincrementing, predecrementing, offsetting, and indexing capabilities. The program counter relative mode also supports indexing and offsetting. For detail information on addressing modes refer to M68000PM/AD, *M68000 Programmer Reference Manual*.

Mode	Generation	Syntax
Register Direct Addressing Data Register Direct Address Register Direct	EA=Dn EA=An	Dn An
Absolute Data Addressing Absolute Short Absolute Long	EA = (Next Word) EA = (Next Two Words)	(xxx).W (xxx).L
Program Counter Relative Addressing Relative with Offset Relative with Index and Offset	$EA = (PC)+d_{16}$ $EA = (PC)+d_8$	(d <sub>16</sub> ,PC) (d <sub>8</sub> ,PC,Xn)
Register Indirect Addressing Register Indirect Postincrement Register Indirect Predecrement Register Indirect Register Indirect with Offset Indexed Register Indirect with Offset	EA = (An) $EA = (An), An \leftarrow An+N$ $An \blacklozenge An-N, EA=(An)$ $EA = (An)+d_{16}$ $EA = (An)+(Xn)+d_8$	(An) (An)+ -(An) (d <sub>16</sub> ,An) (d <sub>8</sub> ,An,Xn)
Immediate Data Addressing Immediate Quick Immediate	DATA = Next Word(s) Inherent Data	# <data></data>
Implied Addressing <sup>1</sup> Implied Register	EA = SR, USP, SSP, PC, VBR, SFC, DFC	SR,USP,SSP,PC, VBR, SFC,DFC

### Table 2-1. Data Addressing Modes

NOTES: 1. The VBR, SFC, and DFC apply to the MC68010 only

- EA = Effective Address
- Dn = Data Register
- An = Address Register

- () = Contents of PC = Program Counter  $d_8 = 8$ -Bit Offset (Displacement)
- $d_{16} = 16$ -Bit Offset (Displacement)
- = 1 for byte, 2 for word, and 4 for long word. If An is the stack pointer and Ν
  - the operand size is byte, N = 2 to keep the stack pointer on a word boundary.
  - = Replaces

4

- Xn = Address or Data Register used as Index Register
- SR = Status Register
- USP = User Stack Pointer
- SSP = Supervisor Stack Pointer CP = Program Counter VBR = Vector Base Register

#### 2.3 DATA ORGANIZATION IN REGISTERS

The eight data registers support data operands of 1, 8, 16, or 32 bits. The seven address registers and the active stack pointer support address operands of 32 bits.

### 2.3.1 Data Registers

Each data register is 32 bits wide. Byte operands occupy the low-order 8 bits, word operands the low-order 16 bits, and long-word operands, the entire 32 bits. The least significant bit is addressed as bit zero; the most significant bit is addressed as bit 31.

When a data register is used as either a source or a destination operand, only the appropriate low-order portion is changed; the remaining high-order portion is neither used nor changed.

### 2.3.2 Address Registers

Each address register (and the stack pointer) is 32 bits wide and holds a full, 32-bit address. Address registers do not support byte-sized operands. Therefore, when an address register is used as a source operand, either the low-order word or the entire long-word operand is used, depending upon the operation size. When an address register is used as the destination operand, the entire register is affected, regardless of the operation size. If the operation size is word, operands are sign-extended to 32 bits before the operation is performed.

### 2.4 DATA ORGANIZATION IN MEMORY

Bytes are individually addressable. As shown in Figure 2-5, the high-order byte of a word has the same address as the word. The low-order byte has an odd address, one count higher. Instructions and multibyte data are accessed only on word (even byte) boundaries. If a long-word operand is located at address n (n even), then the second word of that operand is located at address n+2.



Figure 2-5. Word Organization in Memory

The data types supported by the M68000 MPUs are bit data, integer data of 8, 16, and 32 bits, 32-bit addresses, and binary-coded-decimal data. Each data type is stored in memory as shown in Figure 2-6. The numbers indicate the order of accessing the data from the processor. For the MC68008 with its 8-bit bus, the appearance of data in memory is identical to the all the M68000 MPUs. The organization of data in the memory of the MC68008 is shown in Figure 2-7.

				_		1	BIT D BYTE =	ATA = 8 BIT	S						
				/	6	5	4	3	2	1	0				
						۱۲ 1	NTEGE BYTE :	R DAT = 8 BIT	A S						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MSB			BY				LSB				BYI				
			BY	IE 2							BAI	E 3			
15	1/	12	12	11	10	1 V 0	VORD :	= 16 Bľ	TS 6	5	1	2	2	1	0
	14	15	12		10	,	wo	, RD 0	0	5	-		2		
MSB	•						WO	RD 1							LSB
-															
		FVF						KD Z							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
-	-	-	·	-	_	1 LON	g Wof	RD = 32	BITS	5	т	5	2		Ū
15 MSB	14	13	12	11	10	9	8 HIGH		<u>6</u>	5	4	3	2	1	0
		LONG	WORD	0 -					<u> </u>						. <u> </u>
							2011								LJD
		LONG	WORD	1 –											· – -
				2											
		LUNG	WORD	2 -											
						1 AI	ADDR DDRES	ESSES S = 32	; BITS						
15 MSB	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		ADD	RESS 0	-					- – –						
							LOW	JRDEF	<						LSB
		ADD	RESS 1	-		·									
		ADD	RESS 2	-		·									
MSB =	MOS	T SIGN													
r2R =	LEAS	or SIGN	IFICAN	2 F	NARV	D CODE	ECIMA			= 1 RV1	F				

				~ .		0000			10110						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MSD		BCD 0			BC	CD 1	LSD		BCI	02			BCE	) 3	
BCD 4				BC	D 5			BCI	06			BCE	)7		
					_										

MSD = MOST SIGNIFICANT DIGIT LSD = LEAST SIGNIFICANT DIGIT

### Figure 2-6. Data Organization in Memory

```
MOTOROLA
```

#### M68000 8-/16-/32-BIT MICROPROCESSOR USER'S MANUAL

2-7



Figure 2-7. Memory Data Organization of the MC68008

## 2.5 INSTRUCTION SET SUMMARY

Table 2-2 provides an alphabetized listing of the M68000 instruction set listed by opcode, operation, and syntax. In the syntax descriptions, the left operand is the source operand, and the right operand is the destination operand. The following list contains the notations used in Table 2-2.

Notation for operands:

- PC Program counter
- SR Status register
- V Overflow condition code
- Immediate Data Immediate data from the instruction
  - Source Source contents
  - Destination Destination contents
    - Vector Location of exception vector
      - +inf Positive infinity
      - -inf Negative infinity

    - FPm One of eight floating-point data registers (always specifies the source register)
    - FPn One of eight floating-point data registers (always specifies the destination register)

Notation for subfields and qualifiers:

Notations for operations that have two operands, written <operand> <op> <operand>, where <op> is one of the following:

- $\rightarrow$  The source operand is moved to the destination operand
- $\leftrightarrow$  The two operands are exchanged
- + The operands are added
- The destination operand is subtracted from the source operand
- $\times$  The operands are multiplied
- The source operand is divided by the destination operand
- Relational test, true if source operand is less than destination operand
- Relational test, true if source operand is greater than destination operand
- V Logical OR
- $\oplus$  Logical exclusive OR
- $\Lambda$  Logical AND

shifted by, rotated by — The source operand is shifted or rotated by the number of positions specified by the second operand

Notation for single-operand operations:

- ~<operand> The operand is logically complemented
- <operand>sign-extended The operand is sign-extended, all bits of the upper
  portion are made equal to the high-order bit of the lower
  portion

Notation for other operations:

- $\begin{array}{l} \text{TRAP} \mbox{---} Equivalent to Format/Offset Word \rightarrow (SSP); \mbox{SSP-2} \rightarrow \\ SSP; \mbox{PC} \rightarrow (SSP); \mbox{SSP-4} \rightarrow SSP; \mbox{SR} \rightarrow (SSP); \\ SSP-2 \rightarrow SSP; (vector) \rightarrow PC \end{array}$
- STOP Enter the stopped state, waiting for interrupts
- If <condition> then The condition is tested. If true, the operations after "then" <operations> else <operations> "else" clause is present, the operations after "else" are performed. If the condition is false and else is omitted, the instruction performs no operation. Refer to the Bcc instruction description as an example.

Opcode	Operation	Syntax
ABCD	Source <sub>10</sub> + Destination <sub>10</sub> + X $\rightarrow$ Destination	ABCD Dy,Dx ABCD –(Ay), –(Ax)
ADD	Source + Destination $\rightarrow$ Destination	ADD <ea>,Dn ADD Dn,<ea></ea></ea>
ADDA	Source + Destination $\rightarrow$ Destination	ADDA <ea>,An</ea>
ADDI	Immediate Data + Destination $\rightarrow$ Destination	ADDI # <data>,<ea></ea></data>
ADDQ	Immediate Data + Destination $\rightarrow$ Destination	ADDQ # <data>,<ea></ea></data>
ADDX	Source + Destination + $X \rightarrow$ Destination	ADDX Dy, Dx ADDX –(Ay), –(Ax)
AND	Source $\Lambda$ Destination $\rightarrow$ Destination	AND <ea>,Dn AND Dn,<ea></ea></ea>
ANDI	Immediate Data $\Lambda$ Destination $\rightarrow$ Destination	ANDI # <data>, <ea></ea></data>
ANDI to CCR	Source $\Lambda \operatorname{CCR} \to \operatorname{CCR}$	ANDI # <data>, CCR</data>
ANDI to SR	If supervisor state then Source $\Lambda SR \rightarrow SR$ else TRAP	ANDI # <data>, SR</data>
ASL, ASR	Destination Shifted by <count> <math>\rightarrow</math> Destination</count>	ASd Dx,Dy ASd # <data>,Dy ASd <ea></ea></data>
Bcc	If (condition true) then PC + d $\rightarrow$ PC	Bcc <label></label>
BCHG	~ ( <number> of Destination) <math>\rightarrow</math> Z; ~ (<number> of Destination) <math>\rightarrow</math> <bit number=""> of Destination</bit></number></number>	BCHG Dn, <ea> BCHG # <data>,<ea></ea></data></ea>
BCLR	~ ( <bit number=""> of Destination) <math>\rightarrow</math> Z; 0 <math>\rightarrow</math> <bit number=""> of Destination</bit></bit>	BCLR Dn, <ea> BCLR # <data>,<ea></ea></data></ea>
ВКРТ	Run breakpoint acknowledge cycle; TRAP as illegal instruction	BKPT # <data></data>
BRA	$PC + d \rightarrow PC$	BRA <label></label>
BSET	~ ( <bit number=""> of Destination) <math>\rightarrow</math> Z; 1 <math>\rightarrow</math> <bit number=""> of Destination</bit></bit>	BSET Dn, <ea> BSET # <data>,<ea></ea></data></ea>
BSR	SP – 4 $\rightarrow$ SP; PC $\rightarrow$ (SP); PC + d $\rightarrow$ PC	BSR <label></label>
BTST	– ( <bit number=""> of Destination) <math>\rightarrow</math> Z;</bit>	BTST Dn, <ea> BTST # <data>,<ea></ea></data></ea>
CHK	If Dn < 0 or Dn > Source then TRAP	CHK <ea>,Dn</ea>
CLR	$0 \rightarrow \text{Destination}$	CLR <ea></ea>
CMP	$Destination{-\!\!\!-\!\!}Source \to cc$	CMP <ea>,Dn</ea>
CMPA	Destination—Source	CMPA <ea>,An</ea>
CMPI	Destination —Immediate Data	CMPI # <data>,<ea></ea></data>
CMPM	Destination—Source $\rightarrow$ cc	CMPM (Ay)+, (Ax)+
DBcc	If condition false then (Dn – 1 $\rightarrow$ Dn; If Dn $\neq$ –1 then PC + d $\rightarrow$ PC)	DBcc Dn, <label></label>

Table 2-2. Instruction Set Summary (Sheet 1 of 4)

Opcode	Operation	Syntax
DIVS	Destination/Source $\rightarrow$ Destination	DIVS.W <ea>,Dn <math>32/16 \rightarrow 16r:16q</math></ea>
DIVU	Destination/Source $\rightarrow$ Destination	DIVU.W <ea>,Dn <math>32/16 \rightarrow 16r:16q</math></ea>
EOR	Source $\oplus$ Destination $\rightarrow$ Destination	EOR Dn, <ea></ea>
EORI	Immediate Data $\oplus$ Destination $\rightarrow$ Destination	EORI # <data>,<ea></ea></data>
EORI to CCR	Source $\oplus$ CCR $\rightarrow$ CCR	EORI # <data>,CCR</data>
EORI to SR	If supervisor state then Source $\oplus$ SR $\rightarrow$ SR else TRAP	EORI # <data>,SR</data>
EXG	Rx ↔ Ry	EXG Dx,Dy EXG Ax,Ay EXG Dx,Ay EXG Ay,Dx
EXT	Destination Sign-Extended $\rightarrow$ Destination	EXT.W Dnextend byte to wordEXT.L Dnextend word to long word
ILLEGAL	$\begin{array}{l} \text{SSP}-2 \rightarrow \text{SSP}; \text{ Vector Offset} \rightarrow (\text{SSP});\\ \text{SSP}-4 \rightarrow \text{SSP}; \text{PC} \rightarrow (\text{SSP});\\ \text{SSP}-2 \rightarrow \text{SSP}; \text{SR} \rightarrow (\text{SSP});\\ \text{Illegal Instruction Vector Address} \rightarrow \text{PC} \end{array}$	ILLEGAL
JMP	Destination Address $\rightarrow$ PC	JMP <ea></ea>
JSR	$SP - 4 \rightarrow SP; PC \rightarrow (SP)$ Destination Address $\rightarrow PC$	JSR <ea></ea>
LEA	$\langle ea \rangle \rightarrow An$	LEA <ea>,An</ea>
LINK	$\begin{array}{l} SP-4 \rightarrow SP; \ An \rightarrow (SP) \\ SP \rightarrow An, \ SP + d \rightarrow SP \end{array}$	LINK An, # <displacement></displacement>
LSL,LSR	Destination Shifted by <count> <math>\rightarrow</math> Destination</count>	LSd <sup>1</sup> Dx,Dy LSd <sup>1</sup> # <data>,Dy LSd<sup>1</sup> <ea></ea></data>
MOVE	Source $\rightarrow$ Destination	MOVE <ea>,<ea></ea></ea>
MOVEA	Source $\rightarrow$ Destination	MOVEA <ea>,An</ea>
MOVE from CCR	$CCR \rightarrow Destination$	MOVE CCR, <ea></ea>
MOVE to CCR	Source $\rightarrow$ CCR	MOVE <ea>,CCR</ea>
MOVE from SR	$SR \rightarrow Destination$ If supervisor state then $SR \rightarrow Destination$ else TRAP (MC68010 only)	MOVE SR, <ea></ea>
MOVE to SR	If supervisor state then Source $\rightarrow$ SR else TRAP	MOVE <ea>,SR</ea>

Table 2-2. Instruction Set Summary (Sheet 2 of 4)

M68000 8-/16-/32-BIT MICROPROCESSOR USER'S MANUAL MOTOROLA

Opcode	Operation	Syntax
MOVE USP	If supervisor state then USP $\rightarrow$ An or An $\rightarrow$ USP else TRAP	MOVE USP,An MOVE An,USP
MOVEC	If supervisor state then $Rc \rightarrow Rn$ or $Rn \rightarrow Rc$ else TRAP	MOVEC Rc,Rn MOVEC Rn,Rc
MOVEM	Registers $\rightarrow$ Destination Source $\rightarrow$ Registers	MOVEM register list, <ea> MOVEM <ea>,register list</ea></ea>
MOVEP	Source $\rightarrow$ Destination	MOVEP Dx,(d,Ay) MOVEP (d,Ay),Dx
MOVEQ	Immediate Data $\rightarrow$ Destination	MOVEQ # <data>,Dn</data>
MOVES	If supervisor state then $Rn \rightarrow Destination [DFC]$ or Source [SFC] $\rightarrow Rn$ else TRAP	MOVES Rn, <ea> MOVES <ea>,Rn</ea></ea>
MULS	Source $\times$ Destination $\rightarrow$ Destination	MULS.W <ea>,Dn <math>16 \times 16 \rightarrow 32</math></ea>
MULU	Source $\times$ Destination $\rightarrow$ Destination	MULU.W <ea>,Dn <math>16 \times 16 \rightarrow 32</math></ea>
NBCD	$0 - (Destination_{10}) - X \rightarrow Destination$	NBCD <ea></ea>
NEG	$0 - (Destination) \rightarrow Destination$	NEG <ea></ea>
NEGX	$0 - (Destination) - X \rightarrow Destination$	NEGX <ea></ea>
NOP	None	NOP
NOT	~Destination $\rightarrow$ Destination	NOT <ea></ea>
OR	Source V Destination $\rightarrow$ Destination	OR <ea>,Dn OR Dn,<ea></ea></ea>
ORI	Immediate Data V Destination $\rightarrow$ Destination	ORI # <data>,<ea></ea></data>
ORI to CCR	Source V CCR $\rightarrow$ CCR	ORI # <data>,CCR</data>
ORI to SR	If supervisor state then Source V SR $\rightarrow$ SR else TRAP	ORI # <data>,SR</data>
PEA	Sp – 4 $\rightarrow$ SP; <ea> <math>\rightarrow</math> (SP)</ea>	PEA <ea></ea>
RESET	If supervisor state then Assert RESET Line else TRAP	RESET
ROL, ROR	Destination Rotated by <count> <math>\rightarrow</math> Destination</count>	ROd <sup>1</sup> Rx,Dy ROd <sup>1</sup> # <data>,Dy ROd<sup>1</sup> <ea></ea></data>
ROXL, ROXR	Destination Rotated with X by <count> <math>\rightarrow</math> Destination</count>	ROXd <sup>1</sup> Dx,Dy ROXd <sup>1</sup> # <data>,Dy ROXd<sup>1</sup> <ea></ea></data>
RTD	$(SP) \rightarrow PC; SP + 4 + d \rightarrow SP$	RTD # <displacement></displacement>

Table 2-2. Instruction Set Summary (Sheet 3 of 4)

Opcode	Operation	Syntax
RTE	If supervisor state then (SP) $\rightarrow$ SR; SP + 2 $\rightarrow$ SP; (SP) $\rightarrow$ PC; SP + 4 $\rightarrow$ SP; restore state and deallocate stack according to (SP) else TRAP	RTE
RTR	$\begin{array}{l} (SP) \rightarrow CCR; SP + 2 \rightarrow SP; \\ (SP) \rightarrow PC; SP + 4 \rightarrow SP \end{array}$	RTR
RTS	$(SP) \rightarrow PC; SP + 4 \rightarrow SP$	RTS
SBCD	$Destination_{10} - Source_{10} - X \rightarrow Destination$	SBCD Dx,Dy SBCD –(Ax),–(Ay)
Scc	If condition true then $1s \rightarrow Destination$ else $0s \rightarrow Destination$	Scc <ea></ea>
STOP	If supervisor state then Immediate Data $\rightarrow$ SR; STOP else TRAP	STOP # <data></data>
SUB	Destination – Source $\rightarrow$ Destination	SUB <ea>,Dn SUB Dn,<ea></ea></ea>
SUBA	Destination – Source $\rightarrow$ Destination	SUBA <ea>,An</ea>
SUBI	Destination – Immediate Data $\rightarrow$ Destination	SUBI # <data>,<ea></ea></data>
SUBQ	Destination – Immediate Data $\rightarrow$ Destination	SUBQ # <data>,<ea></ea></data>
SUBX	Destination – Source – $X \rightarrow$ Destination	SUBX Dx,Dy SUBX –(Ax),–(Ay)
SWAP	Register [31:16] $\leftrightarrow$ Register [15:0]	SWAP Dn
TAS	Destination Tested $\rightarrow$ Condition Codes; 1 $\rightarrow$ bit 7 of Destination	TAS <ea></ea>
TRAP	$\begin{array}{l} \text{SSP}-2 \rightarrow \text{SSP}; \text{ Format/Offset} \rightarrow (\text{SSP});\\ \text{SSP}-4 \rightarrow \text{SSP}; \text{ PC} \rightarrow (\text{SSP}); \text{ SSP-2} \rightarrow \text{SSP};\\ \text{SR} \rightarrow (\text{SSP}); \text{ Vector Address} \rightarrow \text{PC} \end{array}$	TRAP # <vector></vector>
TRAPV	If V then TRAP	TRAPV
TST	Destination Tested $\rightarrow$ Condition Codes	TST <ea></ea>
UNLK	An $\rightarrow$ SP; (SP) $\rightarrow$ An; SP + 4 $\rightarrow$ SP	UNLK An

Table 2-2. Instruction Set Summary (Sheet 4 of 4)

NOTE: d is direction, L or R.

# SECTION 3 SIGNAL DESCRIPTION

This section contains descriptions of the input and output signals. The input and output signals can be functionally organized into the groups shown in Figure 3-1 (for the MC68000, the MC68HC000 and the MC68010), Figure 3-2 (for the MC68HC001), Figure 3-3 (for the MC68EC000), Figure 3-4 (for the MC68008, 48-pin version), and Figure 3-5 (for the MC68008, 52-pin version). The following paragraphs provide brief descriptions of the signals and references (where applicable) to other paragraphs that contain more information about the signals.

#### NOTE

The terms **assertion** and **negation** are used extensively in this manual to avoid confusion when describing a mixture of "active-low" and "active-high" signals. The term assert or assertion is used to indicate that a signal is active or true, independently of whether that level is represented by a high or low voltage. The term negate or negation is used to indicate that a signal is inactive or false.



Figure 3-1. Input and Output Signals (MC68000, MC68HC000 and MC68010)

MOTOROLA

#### M68000 8-/16-/32-BIT MICROPROCESSORS USER'S MANUAL











Figure 3-4. Input and Output Signals (MC68008, 48-Pin Version)



Figure 3-5. Input and Output Signals (MC68008, 52-Pin Version)

## 3.1 ADDRESS BUS (A23-A1)

This 23-bit, unidirectional, three-state bus is capable of addressing 16 Mbytes of data. This bus provides the address for bus operation during all cycles except interrupt acknowledge cycles and breakpoint cycles. During interrupt acknowledge cycles, address lines A1, A2, and A3 provide the level number of the interrupt being acknowledged, and address lines A23–A4 are driven to logic high.

#### Address Bus (A23–A0)

This 24-bit, unidirectional, three-state bus is capable of addressing 16 Mbytes of data. This bus provides the address for bus operation during all cycles except interrupt acknowledge cycles and breakpoint cycles. During interrupt acknowledge cycles, address lines A1, A2, and A3 provide the level number of the interrupt being acknowledged, and address lines A23–A4 and A0 are driven to logic high. In 16-Bit mode, A0 is always driven high.

#### MC68008 Address Bus

The unidirectional, three-state buses in the two versions of the **MC68008** differ from each other and from the other processor bus only in the number of address lines and the addressing range. The 20-bit address (A19–A0) of the 48-pin version provides a 1-Mbyte address space; the 52-pin version supports a 22-bit address (A21–A0), extending the address space to 4 Mbytes. During an interrupt acknowledge cycle, the interrupt level number is placed on lines A1, A2, and A3. Lines A0 and A4 through the most significant address line are driven to logic high.

### 3.2 DATA BUS (D15–D0; MC68008: D7–D0)

This bidirectional, three-state bus is the general-purpose data path. It is 16 bits wide in the all the processors except the **MC68008** which is 8 bits wide. The bus can transfer and accept data of either word or byte length. During an interrupt acknowledge cycle, the external device supplies the vector number on data lines D7–D0. The MC68EC000 and MC68HC001 use D7–D0 in 8-bit mode, and D15–D8 are undefined.

### 3.3 ASYNCHRONOUS BUS CONTROL

Asynchronous data transfers are controlled by the following signals: address strobe, read/write, upper and lower data strobes, and data transfer acknowledge. These signals are described in the following paragraphs.

#### Address Strobe (AS).

This three-state signal indicates that the information on the address bus is a valid address.

#### Read/Write (R/W).

This three-state signal defines the data bus transfer as a read or write cycle. The R/W signal relates to the data strobe signals described in the following paragraphs.

#### Upper And Lower Data Strobes (UDS, LDS).

These three-state signals and R/ $\overline{W}$  control the flow of data on the data bus. Table 3-1 lists the combinations of these signals and the corresponding data on the bus. When the R/ $\overline{W}$  line is high, the processor reads from the data bus. When the R/ $\overline{W}$  line is low, the processor drives the data bus. In 8-bit mode,  $\overline{UDS}$  is always forced high and the LDS signal is used.

UDS	LDS	R∕₩	D8–D15	D0–D7
High	High		No Valid Data	No Valid Data
Low	Low	High	Valid Data Bits 15–8	Valid Data Bits 7–0
High	Low	High	No Valid Data	Valid Data Bits 7–0
Low	High	High	Valid Data Bus 15–8	No Valid Data
Low	Low	Low	Valid Data Bits 15–8	Valid Data Bits 7–0
High	Low	Low	Valid Data Bits 7–0*	Valid Data Bits 7–0
Low	High	Low	Valid Data Bits 15–8	Valid Data Bits 15–8*

Table 3-1. Data Strobe Control of Data Bus

\*These conditions are a result of current implementation and may not appear on future devices.

### Data Strobe (DS) (MC68008)

This three-state signal and  $R/\overline{W}$  control the flow of data on the data bus of the **MC68008**. Table 3-2 lists the combinations of these signals and the corresponding data on the bus. When the  $R/\overline{W}$  line is high, the processor reads from the data bus. When the  $R/\overline{W}$  line is high, the data bus.

#### Table 3-2. Data Strobe Control of Data Bus (MC68008)

DS	R/₩	D0–D7
1	1 — No Valid Data	
0	1	Valid Data Bits 7–0 (Read Cycle)
0	0	Valid Data Bits 7–0 (Write Cycle)

#### Data Transfer Acknowledge (DTACK).

This input signal indicates the completion of the data transfer. When the processor recognizes DTACK during a read cycle, data is latched, and the bus cycle is terminated. When DTACK is recognized during a write cycle, the bus cycle is terminated.

## **3.4 BUS ARBITRATION CONTROL**

The bus request, bus grant, and bus grant acknowledge signals form a bus arbitration circuit to determine which device becomes the bus master device. In the 48-pin version of the MC68008 and MC68EC000, no pin is available for the bus grant acknowledge signal; this microprocessor uses a two-wire bus arbitration scheme. All M68000 processors can use two-wire bus arbitration.

#### Bus Request (BR).

This input can be wire-ORed with bus request signals from all other devices that could be bus masters. This signal indicates to the processor that some other device needs to become the bus master. Bus requests can be issued at any time during a cycle or between cycles.

#### Bus Grant (BG).

This output signal indicates to all other potential bus master devices that the processor will relinquish bus control at the end of the current bus cycle.

#### Bus Grant Acknowledge (BGACK).

This input indicates that some other device has become the bus master. This signal should not be asserted until the following conditions are met:

- 1. A bus grant has been received.
- 2. Address strobe is inactive, which indicates that the microprocessor is not using the bus.
- 3. Data transfer acknowledge is inactive, which indicates that neither memory nor peripherals are using the bus.
- 4. Bus grant acknowledge is inactive, which indicates that no other device is still claiming bus mastership.

The 48-pin version of the **MC68008** has no pin available for the bus grant acknowledge signal and uses a two-wire bus arbitration scheme instead. If another device in a system supplies a bus grant acknowledge signal, the bus request input signal to the processor should be asserted when either the bus request or the bus grant acknowledge from that device is asserted.

# 3.5 INTERRUPT CONTROL (IPLO, IPL1, IPL2)

These input signals indicate the encoded priority level of the device requesting an interrupt. Level seven, which cannot be masked, has the highest priority; level zero indicates that no interrupts are requested. IPL0 is the least significant bit of the encoded level, and IPL2 is the most significant bit. For each interrupt request, these signals must remain asserted until the processor signals interrupt acknowledge (FC2–FC0 and A19–A16 high) for that request to ensure that the interrupt is recognized.

#### NOTE

The 48-pin version of the **MC68008** has only two interrupt control signals: <u>IPL0/IPL2</u> and <u>IPL1</u>. <u>IPL0/IPL2</u> is internally connected to both <u>IPL0</u> and <u>IPL2</u>, which provides four interrupt priority levels: levels 0, 2, 5, and 7. In all other respects, the interrupt priority levels in this version of the **MC68008** are identical to those levels in the other microprocessors described in this manual.

### 3.6 SYSTEM CONTROL

The system control inputs are used to reset the processor, to halt the processor, and to signal a bus error to the processor. The outputs reset the external devices in the system and signal a processor error halt to those devices. The three system control signals are described in the following paragraphs.

#### Bus Error (BERR)

This input signal indicates a problem in the current bus cycle. The problem may be the following:

- 1. No response from a device.
- 2. No interrupt vector number returned.
- 3. An illegal access request rejected by a memory management unit.
- 4. Some other application-dependent error.

Either the processor retries the bus cycle or performs exception processing, as determined by interaction between the bus error signal and the halt signal.

#### Reset (RESET)

The external assertion of this bidirectional signal along with the assertion of  $\overline{HALT}$  starts a system initialization sequence by resetting the processor. The processor assertion of RESET (from executing a RESET instruction) resets all external devices of a system without affecting the internal state of the processor. To reset both the processor and the external devices, the RESET and HALT input signals must be asserted at the same time.

#### Halt (HALT)

An input to this bidirectional signal causes the processor to stop bus activity at the completion of the current bus cycle. This operation places all control signals in the inactive state and places all three-state lines in the high-impedance state (refer to Table 3-4).

When the processor has stopped executing instructions (in the case of a double bus fault condition, for example), the HALT line is driven by the processor to indicate the condition to external devices.

#### Mode (MODE) (MC68HC001/68EC000)

The MODE input selects between the 8-bit and 16-bit operating modes. If this input is grounded at reset, the processor will come out of reset in the 8-bit mode. If this input is tied high or floating at reset, the processor will come out of reset in the 16-bit mode. This input should be changed only at reset and must be stable two clocks after RESET is negated. Changing this input during normal operation may produce unpredictable results.

### 3.7 M6800 PERIPHERAL CONTROL

These control signals are used to interface the asynchronous M68000 processors with the synchronous M6800 peripheral devices. These signals are described in the following paragraphs.

### Enable (E)

This signal is the standard enable signal common to all M6800 Family peripheral devices. A single period of clock E consists of 10 MC68000 clock periods (six clocks low, four clocks high). This signal is generated by an internal ring counter that may come up in any state. (At power-on, it is impossible to guarantee phase relationship of E to CLK.) The E signal is a free-running clock that runs regardless of the state of the MPU bus.

#### Valid Peripheral Address (VPA)

This input signal indicates that the device or memory area addressed is an M6800 Family device or a memory area assigned to M6800 Family devices and that data transfer should be synchronized with the E signal. This input also indicates that the processor should use automatic vectoring for an interrupt. Refer to **Appendix B M6800 Peripheral Interface**.

#### Valid Memory Address (VMA)

This output signal indicates to M6800 peripheral devices that the address on the address bus is valid and that the processor is synchronized to the E signal. This signal only responds to a VPA input that identifies an M6800 Family device.

The **MC68008** does not supply a  $\overline{VMA}$  signal. This signal can be produced by a transistor-to-transistor logic (TTL) circuit; an example is described in **Appendix B M6800** Peripheral Interface.

### 3.8 PROCESSOR FUNCTION CODES (FC0, FC1, FC2)

These function code outputs indicate the mode (user or supervisor) and the address space type currently being accessed, as shown in Table 3-3. The function code outputs are valid whenever  $\overline{\text{AS}}$  is active.

Functi	on Code (	Output	
FC2	FC2 FC1 FC0		Address Space Type
Low	Low	Low	(Undefined, Reserved)
Low	Low	High	User Data
Low	High	Low	User Program
Low	High	High	(Undefined, Reserved)
High	Low	Low	(Undefined, Reserved)
High	Low	High	Supervisor Data
High	High	Low	Supervisor Program
High	High	High	CPU Space

Table 3-3. Function Code Outputs

### 3.9 CLOCK (CLK)

The clock input is a TTL-compatible signal that is internally buffered for development of the internal clocks needed by the processor. This clock signal is a constant frequency square wave that requires no stretching or shaping. The clock input should not be gated off at any time, and the clock signal must conform to minimum and maximum pulse-width times listed in **Section 10 Electrical Characteristics**.

### 3.10 POWER SUPPLY (V<sub>CC</sub> and GND)

Power is supplied to the processor using these connections. The positive output of the power supply is connected to the  $V_{CC}$  pins and ground is connected to the GND pins.

### 3.11 SIGNAL SUMMARY

Table 3-4 summarizes the signals discussed in the preceding paragraphs.

				Hi-Z		
Signal Name	Mnemonic	Input/Output	Active State	On HALT	On Bus Relinquish	
Address Bus	A0–A23	Output	High	Yes	Yes	
Data Bus	D0–D15	Input/Output	High	Yes	Yes	
Address Strobe	ĀS	Output	Low	No	Yes	
Read/Write	R∕₩	Output	Read-High Write-Low	No	Yes	
Data Strobe	DS	Output	Low	No	Yes	
Upper and Lower Data Strobes	$\overline{\text{UDS}}, \overline{\text{LDS}}$	Output	Low	No	Yes	
Data Transfer Acknowledge	DTACK	Input	Low	No	No	
Bus Request	BR	Input	Low	No	No	
Bus Grant	BG	Output	Low	No	No	
Bus Grant Acknowledge	BGACK	Input	Low	No	No	
Interrupt Priority Level	ĪPĒ0, ĪPĒ1, ĪPĒ2	Input	Low	No	No	
Bus Error	BERR	Input	Low	No	No	
Mode	MODE	Input	High		_	
Reset	RESET	Input/Output	Low	No*	No*	
Halt	HALT	Input/Output	Low	No*	No*	
Enable	E	Output	High	No	No	
Valid Memory Address	VMA	Output	Low	No	Yes	
Valid Peripheral Address	VPA	Input	Low	No	No	
Function Code Output	FC0, FC1, FC2	Output	High	No	Yes	
Clock	CLK	Input	High	No	No	
Power Input	VCC	Input	—	_	—	
Ground	GND	Input	_	_	_	

Table 3-4. Signal Summary

\*Open drain.