

# AR-B5432 Board

EPIC SBC supports Intel ATOM N270 Processor with Dual Gigabit LANs / LCD / TV out / DVI

# **User Manual**

Manual Rev.: 1.0 Book Number: AR-B5432-2009.08.06



### Revision

Version	Date	Author	Description
1.0	2009.08.06	Xavier	Initial release.

### Copyright 2009

#### All Rights Reserved.

Manual's first edition:

For the purpose of improving reliability, design and function, the information in this document is subject to change without prior notice and does not represent a commitment on the part of the manufacturer.

In no event will the manufacturer be liable for direct, indirect, special, incidental, or consequential damages arising out of the use or inability to use the product or documentation, even if advised of the possibility of such damages.

This document contains proprietary information protected by copyright. All rights are reserved. No part of this manual may be reproduced by any mechanical, electronic, or other means in any form without prior written permission of the manufacturer.

#### Trademarks

AR-B5432 is a registered trademarks of Acrosser; IBM PC is a registered trademark of the International Business Machines Corporation; Pentium is a registered trademark of Intel Technologies Inc; Award is a registered trademark of Award Software International Inc; other product names mentioned herein are used for identification purposes only and may be trademarks and/or registered trademarks of their respective companies.



### **Table of Contents**

1 Introduction	5
1.1 Specifications	6
1.2 Package Contents	7
1.3 Block Diagram	8
2 H/W Information	9
2.1 Locations (Top Side)	9
2.2 Locations (Bottom Side)	10
2.3 Connector and Jumper Setting	11
3 Blos Setting	16
3.1 Main Setup	17
3.2 Advanced Setup	18
3.3 Power Setup	19
3.4 PnP/PCI Setup	20
3.5 Peripherals Setup	21
3.6 PC Health Setup	22
3.7 Boot Setup	23
3.8 Exit Setup	24
4 BIOS Refreshing, WatchDog and GPIO Programming	26
4.1 BIOS Refreshing	26
4.2 WatchDog Programming	27
4.3 GPIO Programming	31
5 Electrical Characteristics	
5.1 Basic Electrical Characteristics Table	



# INTRODUCTION

Welcome to the AR-B5432 Computer. The AR-B5432 is a Intel 945GSE chipset based platform designed for low power consumption and wide operating temperature. It supports the Atom N270 processor, while coming with a 533MHz Front Side Bus.



### **1.1 Specifications**

#### • Processor: on-board Intel Atom N270

- Single core and supports 2-Threads.
- 1.6GHz core frequency.
- 533MHz FSB.
- 512KBs L2 cache.
- 2.5W low TDP.

#### Chipset-North Bridge: Intel 945GSE

- One SODIMM socket supports DDR II 533/400 SODIMM and capacity up to 1GBs max.
- DVMT 3.0 supports 224MBs graphics memory max. (shared with system memory).
- Analog display supports 400MHz/256-bit RAMDAC, resolution QXGA (2048x1536@75Hz).
- 18-bit/36-bit LVDS supports Single/Dual channel LCD, resolution UXGA (1600x1200).
- DVI-D supports 165MHz pixel rate max., resolution UXGA (1600x1200).

#### • Chipset-South Bridge: Intel 82801GM

- Two SATA II connectors.
- AC'97 Codec ALC655 supports 5.1 CH. audio output.
- Two PCI-e GbE controllers Intel 82574L support 1000/100/10 Mbps LANs.
- Six USB2.0 ports.
- Supports +3.3V CompactFlash Type II card with Ultra-DMA mode 2/1/0.
- PCI-104 supports four PCI devices with PCI Bus Master mode.

#### • Super I/O: F81865F-I

- Internal WatchDog, programmable 1~255 second(s)/minute(s).
- 8 bits programmable bi-direction GPIOs, TTL-3.3V.
- Four serial ports, one supports RS232/485/422.
- One Serial Infrared (SIR), baud rate 115.2K bps max. (optional).
- Two DC fan connectors, one supports ON/OFF control by system temperature.
- Hardware monitor for voltage, fan speed and temperature.
- Others
  - Power requirement: +12Vdc input only (+12V@2.1A typically).
  - Operating temperature: -40~75°C (-40~167°F). [cold-start @ -20~75°C (-4~167°F)].
  - Storage temperature: -40~85°C (-40~185°F).
  - **Relative humidity:**  $0 \sim 90\% @40^{\circ}C$  (104°F), non-condensing.
  - Dimension: 165 mm x 115 mm.



### **1.2 Package Contents**

Check if the following items are included in the package.

- AR-B5432 EPIC SBC board
- Quick Manual
- Software Utility CD



### 1.3 Block Diagram



# 2

# H/W INFORMATION

This chapter describes the installation of AR-B5432. First, it shows the function diagram and the layout of AR-B5432. Then describes the unpacking information which you should read carefully, as well as the jumper/switch settings for the AR-B5432 configuration.

### 2.1 Locations (Top Side)





### 2.2 Locations (Bottom Side)



33	SODIMM1
34	SKT1
35	CF1



## 2.3 Connector and Jumper Setting

4 CNO.	2. JP2:	S data			3. JP3: Signal SERIRQ connects						
1. CNZ: PCI-104 connector.		retentio	ear.			to PCI-104 pin #B1 selection.					
	PCI-104 connector.	<b>Q</b> 1 <b>2</b> 3	1 2 3STATUSSETTING1-2 (Default).CMOS data retention. (Default).2-3CMOS data reset.		81		STATUSSETTOpenDisconn (DefaShortConne	ING ected. iult) cted.			
	S: External +12\/ DC	5. CN4:	Inte	rnal US	32.0	)	6. PWR3	: E)	ktra +12V and	+5V DC	
nower in	nut connector	connec	tor fo	or USB2	2.0 p	ort #3,	power output connector (for				
powern		port #4	•				SATA de	vic	e).		
4 3 2 1	PIN         SETTING           1         GND           2         GND           3         +12V           4         +12V		PIN 1 3 5 7 9	SETTING +5V USB3- USB3+ GND GND	PIN 2 4 6 8 10	SETTING +5V USB4- USB4+ GND GND	1 0 4 0		PIN         SETTING           1         +12V           2         GND           3         +3.3V           4         +5V	3 	
7. SATA	1: SATA device	8. SATA	2: S	ATA dev	vice				IOS bottom be	ldor	
connect	or #1.	connec	tor #	2.			9. BATT		105 battery no	laer.	
° °°°°° °	SATA device connector #1.	° °₀°°₀° ○	SATA	A device c	onne	ector #2.	► × × 1 ×	CN	IOS battery hold	er.	







18. COM1: D-SUB-9 male			19. COM4: RS232 signal				20. COM3: RS232 signal										
connecto	or fo	or RS232	2 po	rt #1.	connector for port #4.				connector for port #3.								
									Г								
0							PIN	SETTING	PIN	SETTING			PIN	SETTING	PIN	SETTING	
		1 2		1	DCD #4	2	DSR #4			1	DCD #3	2	DSR #3				
	D-	SUB-9 ma	ale c	onnector	8		3	RX #4	4	RTS #4	8		3	RX #3	4	RTS #3	
Q	fo	r RS232 p	ort #	<b>#1.</b>	8		5	TX #4	6	CTS #4	8		5	TX #3	6	CTS #3	
					9 10		7	DTR #4	8	RI #4	9 10		7	DTR #3	8	RI #3	
							9	GND	10	NC			9	GND	10	NC	
	_											_					
21. COM	2: R	S232 sig	gna	I	22. DV	I-C	D1: [	OVI-D si	gna	l output	23. PW	R2	: LC	D pane	l dr	iving	
connecto	or fo	or port #	2.		connec	cto	or.				voltage	Se	elec	tion.			
							PIN	SETTING	PIN	SETTING							
							1	GND	2	Data 0+							
						. <b></b>		3 Data 0	Data 0-	4	GND						
							5	Data 1+	6	Data 1-							
	PIN	SETTING	PIN	SETTING			7	GND	8	Data 2+							
1 2	1	DCD #2	2	DSR #2	1.28		9	Data 2-	10	GND			STA	TUS	SETT	ING	
8	3	RX #2	4	RTS #2	26 25	11	CLK +	12	CLK -	01			+3.3\	for L	CD panel.		
8	5	TX #2	6	CTS #2		26 25		13	DPD	14	I2C CLK	8 2		1	-2	(Defa	ult).
9 10	7	DTR #2	8	RI #2			15	+5V	16	I2C Data	•••		2	<b>-3</b> +5V	for LC	D panel.	
	9	GND	10	NC			ன் க	თთ	17	NC	18	GND				- I	
	L					19	NC	20	GND								
							21	NC	22	GND							
							23	NC	24	NC							
							25	NC	26	NC							
24. PWR <sup>-</sup>	1: L	CD pane	el in	verter	25. VG	A1	l: D-	SUB-15	i fer	nale	26. CN1	1: 1	۲V-c	out sian	al		
power connector.			connec	cto	or fo	or VGA o	outp	out.	connec	to	r.	on ongin					
												_	_				
		PIN	SETT	NG								P	IN	SETTING	PIN	SETTING	
		1	+12	V							<sup>14</sup> 🛖 <sup>13</sup>		1   I 2	_uminance.	2	Reserved.	
<b>2</b> +12V		(3)	C	)-SU	B-15 fema	ale c	onnector			ა 5	NC	4	NC				
• 4	3 GND			f	or V0	GA outpu	t.		2 8 1		7	GND	8	Reserved.			
Lj Ĝ		4	BKL	NC							•		9 C	hrominance	. 10	GND	
		5	GN	D C								-	11	GND	12	NC	
		6 Reserved.									1	3	NC	14	NC		



27. LAN1: RJ45 connector for Gigabit Ethernet port #1.		28. LAN2 Gigabit I	2: RJ45 connector for Ethernet port #2.	29. CN3: USB A-type stack connector for USB2.0 port #1, port #2.			
* *	RJ45 connector for Gigabit Ethern <i>et</i> port #1. Wake-On-LAN supported.	* *	RJ45 connector for Gigabit Ethern <i>et</i> port #2.	6 0 7 8 1 2 3 4	Upper: Port #2. Lower: Port #1.		
30. CN8: U connector port #6.	ISB A-type stack for USB2.0 port #5,	31. LED1 power au indicator	: System standby nd HDD access rs.	32. CPUI connecto	FAN1: CPU DC fan or.		
<b>5</b> 078 <b>1</b> 234	Upper: Port #6. Lower: Port #5.	8	Green: Standby power indicator. Yellow: HDD access indicator.		PINSETTING1GND2+12V3Fan speed data		
33. SODIM un-buffere socket.	IM1: 200-pin ed DDR	34. SKT1 flash EE access).	: 32-PLCC socket for PROM (system BIOS	35. CF1: card soc	Type		
	Supports DDR II 533/400MHz un-buffered and non-ECC SODIMM. Capacity is 2GBs max.		32-PLCC socket for flash EEPROM.		+3.3V CF card only and UDMA mode supported.		





### NOTE 1: CN7: Front panel connector.

	STATUS	SETTING
	4	External buzzer.
	1	1: Buzz +
	2	2: Buzz -
	3-4	Hardware reset
	5.0	Power button for ATX mode;
	0-C	jumper shorted for AT mode.

When using **AT mode** in the system, the pin5-6 of header **CN7** must be shorted. If using **ATX mode** in the system, the pin5-6 of header **CN7** should connect to a **Push-Button-Switch**.

NOTE: When using AT mode, the monitor will not display any message and the system will not auto-shut down after soft-off. In this case, please cut the PSU's power off or remove PSU's power to cut the system power off.

3

# **BIOS SETTING**

This chapter describes the BIOS menu displays and explains how to perform common tasks needed to get the system up and running. It also gives detailed explanation of the elements found in each of the BIOS menu displays. The following topics are covered:

- Main Setup
- Advanced Setup
- Power Setup
- PnP/PCI Setup
- Peripherals Setup
- PC Health Setup
- Boot Setup
- Exit Setup

Once you enter the BIOS CMOS setup utility, you can use the control keys that listed at the bottom of the menu to select the desired value in each item.



### 3.1 Main Setup

Phoer Main Advanced Power	nix - AwardBIOS CMOS Setup Ut	ility th Root Evit
Main Auvanceu Power	PIIP/PCI Peripiteral PC Heat	
Date (mm:dd:yy)	Mon, Dec 20 1999	Item Help
1 me (m	10.0.31	Menu Level 🕨
<ul> <li>IDE Channel 0 Master</li> <li>IDE Channel 0 Slave</li> <li>IDE Channel 2 Master</li> <li>IDE Channel 2 Slave</li> </ul>		Change the day, month, year and century
Halt On	[All , But Keyboard]	
Base Memory Extended Memory Total Memory	1K 1K 512K	
11→←:Move Enter:Select F5:Previous Values	+/-/PU/PD:Value F10:Save F6:Fail-Safe Defaults F	ESC:Exit F1:General Help 7:Optimized Defaults

Option	Choice	Description
Date Setup	N/A	To set the system date. Note that the 'Day' automatically
		changes when you set the date.
Time Setup	N/A	To set the system time.
IDE Channel 0		
Master/Slave	N/A	Press <enter> to view the IDE device's information and</enter>
IDE Channel 2		related parameters.
Master/Slave		
	All Errors,	
	No Errors,	To select the situation in which you want the BIOS to stop
Halt On	All, But	the POST process and notify you.
	keyboard.	



## 3.2 Advanced Setup

Phoenix - AwardBIOS CMOS Setup Uti	ility
Main Advanced Power PnP/PCI Peripheral PC Healt	th Boot Exit
Hyper-Threading Technology[Enabled]Quick Power On Self Test[Enabled]Full Screen LOGO Show[Disabled]APIC Mode[Enabled]Init Display First[PCI Slot]Boot Display[CRT]On-Chip Frame Buffer Size8MB]Panel Number[800x600]TV Standard[Off]DVMT Mode[DVMT]DVMT/FIXED Memory Size[128MB]	Item Help Menu Level ► "Enabled" for Windows XP and Linux 2.4.x(OS optimized for Hyper Threading Technology and "Disable" for other OS(OS not optimized for Hyper Threading Technology)
↑↓→+:Move Enter:Select +/-/PU/PD:Value F10:Save E E5:Previous Values = E6:Eail-Safe Defaults = E10	ESC:Exit F1:General Help

Option	Choice	Description					
Quick Power On Self Test	Enabled Disabled	This category speeds up Power On Self Test (POST) after you have powered up the computer. If it is set to <i>Enabled</i> , BIOS will shorten or skip some check items during POST.					
Full Screen Logo	Enabled	Select Enabled to show the OEM full screen logo if you hav					
Show	Disabled	add-in BIOS.					
Boot Display	CRT LVDS CRT+LVDS DVI TV CRT+DVI	To set the display device.					
Panel Type	800x600 1024x768	To set the LVDS panel resolution that you want.					
DVMT mode	FIXED DVMT Both	To set the mode of Dynamic Video Memory Technology (DVMT).					



	64MB	
	128MB	To set the shared memory size for DVMT.
Memory Size	224MB	

### 3.3 Power Setup

Phoenix - AwardBIOS CMOS Set	up Utility
Main Advanced Power PnP/PCI Peripheral PC	CHealth Boot Exit
ACPI Function [Enabled]	Item Help
PWRON After PWR-Fail [Always off]	Menu Level 🕨
↑↓→+:Move Enter:Select +/-/PU/PD:Value F10:S	ave ESC:Exit F1:General Help



### 3.4 PnP/PCI Setup

Phoenix - AwardBIOS CMOS Setup Uti	lity
Main Advanced Power PnP/PCI Peripheral PC Healt	h Boot Exit
Reset Configuration Data [Disabled]	Item Help
Resources Controlled By [Auto(ESCD)] x IRQ Resources	Menu Level ► Default is Disabled. Select Enabled to reset Extended System Configuration Data ESCD) when you exit Setup if you have installed a new add-on and the system reconfiguration has caused such a serious conflict that the OS cannot boot
<pre>↑↓→+:Move Enter:Select +/-/PU/PD:Value F10:Save E F5:Previous Values F6:Fail-Safe Defaults F7</pre>	SC:Exit F1:General Help ':Optimized Defaults

Option	Choice	Description
Reset Configuration Data	Enabled Disabled	Normally, you leave this field <i>Disabled</i> . Select <i>Enabled</i> to reset Extended System Configuration Data (ESCD) when you exit setup. If you have installed a new add-on and the system reconfiguration has caused such a serious conflict, then the operating system can not boot.
Resources Controlled By	Auto(ESCD) Manual	The Award Plug and Play BIOS has the capacity to automatically configure all of the boot and Plug and Play compatible devices. However, this capability means absolutely nothing unless you are using a Plug and Play operating system such as Windows 95. If you set this field to "manual," then you may choose specific resources by going into each of the submenus.
IRQ Resources	N/A	When resources are controlled manually, assign a type to each system interrupt, depending on the type of the device that uses the interrupt.



### 3.5 Peripherals Setup

Phoenix -	AwardBIOS CMOS Setup Uti	lity
Main Advanced Power PnP/I	PCI Peripheral PC Healt	h Boot Exit
Onboard Serial Port 1	[3F8/IRQ4] [2F8/IR03]	Item Help
Onboard Serial Port 3 Onboard Serial Port 4	[3E8/IRQ11] [2E8/IRQ10]	Menu Level 🕨
AC97 Audio Select • USB Device Setting • OnChip IDE Device	[Enabled]	
1↓→+:Move Enter:Select +/-, F5:Previous Values F6	/PU/PD:Value F10:Save E Fail-Safe Defaults F7	SC:Exit F1:General Help Coptimized Defaults

Option	Choice	Description
<b>Onboard Serial Port 1</b>	Serial Port 1: 3F8 / IRQ4	
<b>Onboard Serial Port 2</b>	Serial Port 2: 2F8 / IRQ3	Select an address and the corresponding
<b>Onboard Serial Port 3</b>	Serial Port 3: 3E8 / IRQ11	interrupt for each serial port.
<b>Onboard Serial Port 4</b>	Serial Port 4: 2E8 / IRQ10	
AC97 Auido Select		This item allows you to decide to
	Disabled	enable/disable AC97 Audio.
USB Device setting	Press Enter	Press <enter> to Enabled/Disabled USB controllers and view device's information.</enter>
OnChip IDE Device	N/A	Press <enter> to Enabled/Disabled IDE/SATA controllers or set parameters.</enter>



### 3.6 PC Health Setup

Phoenix - AwardBIOS CMOS Setup Ut	ility
Main Advanced Power PnP/PCI Peripheral PC Healt	th Boot Exit
CPU Temperture	Item Help
CPU Fan Speed	Menu Level ►
+3.3V VCore + 5 V + 12V	
▶ OnChip IDE Device	
tl→+:Move Enter:Select +/-/PU/PD:Value E10:Save E	SC:Exit E1:General Help
F5:Previous Values F6:Fail-Safe Defaults F7	7:Optimized Defaults



### 3.7 Boot Setup

Phoenix	AwardBIOS CMOS Setup Ut	ility
Main Advanced Power Pn	P/PCI Peripheral PC Heal	th Boot Exit
First Boot Device	[CDROM]	Item Help
Third Boot Device Boot Other Device	[USB-FDD] [Enabled]	Menu Level 🕨
Onboard Lan Boot ROM	[Disabled]	Select Your Boot Device Priority
▶ Hard Disk Boot Priority		
  ↓→+:Move Enter:Select + E5:Previous Values	-/-/PU/PD:Value F10:Save F F6:Fail-Safe Defaults F	ESC:Exit F1:General Help Coptimized Defaults

Option	Choice	Description
First / Second / Third Boot Device/Other Boot Device	Hard Disk CDROM USB-FDD USB-CDROM LAN Disabled	The BIOS attempts to load the operating system from the devices in the sequence selected in these items.
Lan Boot Select	Disabled Lan-1 Lan-2	These fields allow the system to search for an OS from LAN.
Hard Disk Boot Priority	N/A	Press <enter> to set the boot priority for each bootable device.</enter>



### 3.8 Exit Setup

		Phoen	ix - Awa	rdBIOS CM	OS Setup l	Utility		- 10
мати	Advanced	Power	PHP/PCI	Peripher	ат РС неа	αιτή βοο	E EXIT	-
Save	e & Exit S	etup d Defaul	ts			4	Item	Не]р
Exit	Without	Saving				Menu	Level	►
	, according					Save	Data to	CMOS
11++:Mo F5:	ove Enter Previous	:Select Values	+/-/PU/I F6:Fai	PD:Value l-Safe De	F10:Save faults	ESC:Exi F7:Optim	t F1:Ge ized Def	eneral Help Faults

Option	Choice	Description
Save & Exit Setup	Pressing <enter> on this item for confirmation: Save to CMOS and EXIT (Y/N)? Y</enter>	Press "Y" to store the selections made in the menus in CMOS – a special section of memory that stays on after you turn your system off. The next time you boot your computer, the BIOS configures your system according to the Setup selections stored in CMOS. After saving the values the system is restarted again.
Load Optimized Defaults	When you press <enter> on this item you get a confirmation dialog box with a message like this: Load Optimized Defaults (Y/N)? N</enter>	Press 'Y' to load the default values that are factory-set for optimal-performance system operations.



When a password has been enabled, you with be prompted to enter your password even time you try to enter setup. This prevent unauthorized persons from changing any pa of your system configuration.	Exit Without Saving	Pressing <enter> on this item for confirmation: Quit without saving (Y/N)? Y</enter>	This allows you to exit Setup without storing any changes in CMOS. The previous selections remain in effect. This shall exit the Setup utility and restart your computer.
Set PasswordPressing <enter> on this item for confirmation: ENTER PASSWORD:Type the password, up to eight characters i length, and press <enter>. The password typed now will clear any previous password from the CMOS memory. You will be asked to confirm the password. Type the password again and press <enter>. You may also press <esc> to abort the selection and not enter password.To disable a password, just press <enter </enter when you are prompted to enter th password will be disabled. Once the password is disabled, the system will boot and you can</esc></enter></enter></enter>	Set Password	Pressing <enter> on this item for confirmation: ENTER PASSWORD:</enter>	<ul> <li>When a password has been enabled, you will be prompted to enter your password every time you try to enter setup. This prevents unauthorized persons from changing any part of your system configuration.</li> <li>Type the password, up to eight characters in length, and press <enter>. The password typed now will clear any previous password from the CMOS memory. You will be asked to confirm the password. Type the password again and press <enter>. You may also press <esc> to abort the selection and not enter a password.</esc></enter></enter></li> <li>To disable a password, just press <enter> when you are prompted to enter the password will be disabled. Once the password is disabled, the system will boot and you can</enter></li> </ul>

# BIOS REFRESHING, WATCHDOG AND GPIO PROGRAMMING

### 4.1 BIOS Refreshing

The BIOS program instructions are contained within computer chips called FLASH ROMs that are located on your system board. The chips can be electronically reprogrammed, allowing you to update your BIOS firmware without removing and installing chips.

The AR-B5432 provides the FLASH BIOS update function for you to easily to update BIOS. Please follow these operating steps to update BIOS:

Step 1:	You must boot up system into MS-DOS first and please don't detect files CONFIG.SYS and AUTOEXEC.BAT.
Step 2:	In the MS-DOS mode, you should execute the AWDFLASH program to update BIOS.
Step 3:	Follow all messages then you could update BIOS smoothly.



### 4.2 WatchDog Programming

This section describes the usage of WatchDog. AR-B5432 integrated the WatchDog that enable user to reset the system after a time-out event. User can use a program to enable the WatchDog and program the timer in range of 1~255 second(s)/minute(s). Once user enables the WatchDog, the timer will start to count down to zero except trigger the timer by user's program continuously. After zeroize the timer (stop triggering), the WatchDog will generate a signal to reset the system. It can be used to prevent system crash or hang up. The WatchDog is disabled after reset and should be enabled by user's program.

Please refer to the following table to program WatchDog properly, and user could test WatchDog under 'Debug' program.

Address port: 2E and Data port: 2F							
C:>debug	To enter debug mode.						
-o 2E 87	To enter configuration						
-o 2E 87							
-o 2E 07	To point to Logical Device Number Reg.						
-o 2F 07	To select logical device 7 (WatchDog)						
-o 2E 30 -o 2F 01	To activate WatchDog.						
-o 2E F5	Preparing to select the unit of timer equals minute or second.						
-l 2F	To read the value of index "2F".						
	The value "xx" equals [(value of index "2F") OR (F7) or (FF)].						
-o 2F xx	OR (F7): unit is second.						
	OR (FF): unit is minute.						
-o 2E F6	Preparing to set the WatchDog timer value.						
-0.2E ##	The value "##" ranges between 01 ~ FF (1 ~ 255).						
-0 26 ##	00: To disable WatchDog.						
-o 2E FA	Preparing to set the WatchDog output signal.						
-I 2F	To read the value of index "2F".						
0.2E vv	The value "xx" equals [(value of index "2F") OR (01)].						
-0 2F XX	To issue signal WDTRST to reset system.						
-o 2E F5	Preparing to start the WatchDog timer counting.						
-I 2F	To read the value of index "2F".						
-o 2F xx	The value "xx" equals [(value of index "2F") OR (20)].						
	To start timer counting.						
-q	To quit debug mode						

WatchDog demo program in Turbo C++ as following:

//=====================================
// Turbo C++ Version 3.0 Copyright(c) 1990, 1992 by Borland International,Inc.
// Describe : F81865 WatchDog timer test
//=====================================
//=====================================
// Language include files
//=====================================
#include <conio.h></conio.h>
#include <stdlib.h></stdlib.h>
#include <stdio.h></stdio.h>
#include <dos.h></dos.h>
//=====================================
// Normal procedure
//=====================================
void Show_Help();
//=====================================
// Main procedure
//=====================================
int main(int argc, char *argv[])
{
unsigned char IO_Port_Address=0x2E;
unsigned char Time;
int Temp;
if ( argc != 2 )
{ Show_Help(); return 1; }
clrscr();
Time=atoi(argv[1]);
// Set Watchdog

gotoxy(18,10);

```
outportb(IO_Port_Address,0x87);
                                    // Enter Configuration
outportb(IO_Port_Address,0x87);
outportb(IO_Port_Address,0x07);
                                    // Point to Logical Device Number Reg.
outportb(IO_Port_Address+1,0x07);
                                    // Select logical device 7, (Watchdog Function)
outportb(IO_Port_Address,0x30);
                                    // Device Active register
outportb(IO Port Address+1,0x01);
outportb(IO_Port_Address,0xF5);
                                    // Select Watchdog count mode seconds or minutes
outportb(IO_Port_Address+1,inportb(IO_Port_Address+1)&0xF7);
                                                                   // Default is second, bit3=0
outportb(IO_Port_Address,0xF5);
                                    // Select Watchdog output mode
outportb(IO_Port_Address+1,inportb(IO_Port_Address+1)|0x10);
                                                                  // Set to Pulse mode, bit4=1
outportb(IO_Port_Address,0xF6);
                                    // Set Watchdog Timer Value
outportb(IO_Port_Address+1,Time); // 0x00 to disable, max 0xFF
outportb(IO_Port_Address,0xFA);
                                    // Set Watchdog Time out output via WDTRST
outportb(IO Port Address+1,inportb(IO Port Address+1)|0x01); // bit0=1
outportb(IO_Port_Address,0xF5);
                                    // Start Watchdog Time counting
outportb(IO Port Address+1,inportb(IO Port Address+1)|0x20); // bit5=1
textcolor(YELLOW);
for(Temp=Time;Temp>0;Temp--)
{
outportb(IO_Port_Address,0xF6);
                                    // Read Watchdog Timer Value
Time=inportb(IO_Port_Address+1);
gotoxy(20,10);
cprintf(">>> After %3d Second will reset the system. <<<",Time);
delay(1000);
}
textcolor(LIGHTRED);
```

29

cprintf("If you can see this message, Reset system is Fail", Time);

return 1; } ======= // Function : Show\_Help() // Input : -// Change : -// Return : -// Description : Show Title string. \_\_\_\_\_ void Show\_Help() { clrscr(); printf("WatchDog Test for F81865 \n\n"); printf("Sample: \n"); printf(" WDT.EXE 10 \n"); printf("( For 10 seconds to reset. )\n"); }



### 4.3 GPIO Programming

This section describes the usage of GPIOs. AR-B5432 integrated eight bits, TTL-3.3V, bidirectional, and software programmable GPIOs for user's application.

Address port: 2E and Data port: 2F									
GP##	GP57	GP56	GP55	GP54	GP53	GP52	GP51	GP50	
Bit #	Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)	

#### GPIO demo program in Turbo C++ as following:

//
<pre>// Turbo C++ Version 3.0 Copyright(c) 1990, 1992 by Borland International,Inc.</pre>
// Describe : GPIO50~GPIO57 Test utility for F81865.
//
//
// Language include files
//=====================================
#include <conio.h></conio.h>
#include <stdio.h></stdio.h>
//=====================================
// Normal procedure
//=====================================
void Show_Help();
void Show Fail():
void Show Pass():
//
// Main procedure
//
int main(int args)
{



char \*Model Name="AR-B5432"; IO\_PORT\_BASE=0x2E; // DATA\_PORT = IO\_PORT\_BASE + 1; unsigned char unsigned char data; int result=0; if ( argc > 1 ){ Show\_Help(); return 1; } clrscr(); textcolor(WHITE); gotoxy(1, 1);gotoxy(1, 2); cprintf("|| F81865 GPIO Test Utility v1.0 Acrosser Technology Co., Ltd. ||"); gotoxy(1, 3);gotoxy(1, 4);gotoxy(1, 5); cprintf("|| Model Name : ||"); gotoxy(1, 6); cprintf("|| SIO IO Base : ||"); gotoxy(1, 7);// Show Got Parameter Informat textcolor(LIGHTGRAY); gotoxy(18,5); cprintf("%s",Model Name); gotoxy(18,6); cprintf("%X",IO\_PORT\_BASE); // Enter F81865 Config outportb(IO\_PORT\_BASE,0x87); outportb(IO\_PORT\_BASE,0x87); // Set Multi-function Pins to GPIO outportb(IO\_PORT\_BASE,0x2A); outportb(IO\_PORT\_BASE+1,(inportb(IO\_PORT\_BASE+1) | 0x08)); // Select GPIO Port device outportb(IO PORT BASE,0x07); outportb(IO\_PORT\_BASE+1,0x06);



```
// Set GPIO Port Active
outportb(IO_PORT_BASE,0x30);
outportb(IO_PORT_BASE+1,0x01);
```

// Set F81865 GPIO50~53 to Output, GPIO54~GPIO57 to Input outportb(IO\_PORT\_BASE,0xA0); outportb(IO\_PORT\_BASE+1,0x0F);

// Set F81865 GPIO50~53 to High outportb(IO\_PORT\_BASE,0xA1); outportb(IO\_PORT\_BASE+1,0x0F); // Read F81865 GPIO54~57 Status, if not High error. outportb(IO\_PORT\_BASE,0xA2); data=inportb(IO\_PORT\_BASE+1)&0xF0; if(data!=0xF0) result=1; // Set F81865 GPIO50~53 to Low outportb(IO\_PORT\_BASE,0xA1); outportb(IO PORT BASE+1,0x00); // Read F81865 GPIO54~57 Status, if not Low error. outportb(IO\_PORT\_BASE,0xA2); data=inportb(IO PORT BASE+1)&0xF0; if(data!=0x00) result=1;

// Set F81865 GPIO50~53 to input, GPIO54~GPIO57 to Output outportb(IO\_PORT\_BASE,0xA0); outportb(IO\_PORT\_BASE+1,0xF0);

// Set F81865 GPIO54~57 to High outportb(IO\_PORT\_BASE,0xA1); outportb(IO\_PORT\_BASE+1,0xF0); // Read F81865 GPIO50~53 Status, if not High error. outportb(IO\_PORT\_BASE,0xA2); data=inportb(IO\_PORT\_BASE+1)&0x0F; if(data!=0x0F) result=1;



// Set F81865 GPIO54~57 to Low outportb(IO\_PORT\_BASE,0xA1); outportb(IO\_PORT\_BASE+1,0x00); // Read F81865 GPIO50~53 Status, if not Low error. outportb(IO\_PORT\_BASE,0xA2); data=inportb(IO\_PORT\_BASE+1)&0x0F; if(data!=0x00) result=1; // Exit F81865 Config outportb(IO\_PORT\_BASE,0xAA); if(result) Show\_Fail(); else Show\_Pass(); return result; } \_\_\_\_\_ // Function : Show\_Help() // Input : -// Change : -// Return : -// Description : Show Title string. 

```
void Show_Help()
```

```
{
```

clrscr();

}



//=======										
// Function : Show_F	ail()									
// Input : -										
// Change : -										
// Return : -	// Return :-									
// Description : She	ow Fail M	essage.								
//===========	=======									
void Show_Fail()										
{										
textcolor(LIGHT	RED);									
gotoxy(20,10);	cprintf("	前前前前	詗詗評	1 前前	訶	");				
gotoxy(20,11);	cprintf("	詗	詗 詗	詞	訶	");				
gotoxy(20,12);	cprintf("	詗訶訶?	前前前前	可酮	詗	");				
gotoxy(20,13);	cprintf("	訶	詗 青	訶 訶	詗	");				
gotoxy(20,14);	cprintf("	訶	詗 青	訶 訶訶	酮酮	訶訶");				
}										
//=======	=======			========						
// Function : Show_F	Pass()									
// Input : -										
// Change : -										
// Return : -	// Return :-									
// Description : Show Pass Message.										
//======	======			========						
void Show_Pass()										
{										
textcolor(LIGHT)	GREEN);									
gotoxy(20,10);	cprintf("	前前前前	詗詗詗	目前前前	可酮酮	詗詗");				
gotoxy(20,11);	cprintf("	詗 詗	詗 詗	前	詗	");				
gotoxy(20,12);	cprintf("	詞詞詞詞	前前前	何 詞詞詞言	可酮酮	訶訶");				
gotoxy(20,13);	cprintf("	詗	訶	同 言	ग	詗");				
gotoxy(20,14);	cprintf("	詗	訶	问 詞 詞 詞 詞	可酮酮	訶訶");				
}										

# 5 ELECTRICAL CHARACTERISTICS

### **5.1 Basic Electrical Characteristics Table**

Electrical Characteristics								
	Parameter / Condition		Unit					
	Farameter / Condition	Min.	Тур.	Max.	Onit			
+12V	External power input for system or +12Vdc power output (for SATA, LCD inverter, etc.)	11.4	12.0	12.6	V			
+5V	+5Vdc power output (for SATA, USB, DVI, etc.)	4.75	5.0	5.25	V			
+3.3V	+3.3Vdc power output (for LVDS, PCI-104, etc.)	3.14	3.30	3.46	V			
GPIO VIL	GPIO's maximum Input LOW voltage	-	-	0.8	V			
GPIO VIH	GPIO's minimum input HIGH voltage	2.0	-	-	V			
GPIO V <sub>OL</sub>	GPIO's typical output LOW voltage	-	0	-	V			
GPIO V <sub>OH</sub>	GPIO's typical output HIGH voltage	-	3.3	-	V			