USER'S MANUAL

for SmartPAK™ Controllers, Models: 1210-xx 2410-xx 3610-xx 4810-xx

INTALEK, INC.

3506-43rd. Place Highland, IN 46322

CONTACT INFO: PHONE: 219.924.2742 URL: http://www.intalek.com

(c) INTALEK, INC., October, 2002

Disclaimer: The author assumes no liability for any incidental, consequential or other liability from the use of this information. All risks and damages, incidental or otherwise, arising from the use or misuse of the information contained herein are entirely the responsibility of the user. The author assumes no responsibility for any omissions or errors in the diagrams or measurement data published in this document.

The diagrams published are currently, or have been under test by the author, and may be subject to modification after they have been published in this document.



Figure 1. The SmartPAK_{TM} Controller Panel Assembly

DESCRIPTION

SmartPAKTM is the world's first all solid-state FREE ENERGY or OVER-UNITY power management system that transforms ambient thermal environmental energy to excess electrical energy. It provides a "standard" platform for experimenters, researchers, and developers to do energy-related practical applications, experiments, and perform exploration of the OVER-UNITY phenomena.

The theory of operation is based on the difference of energy between magnetization/de-magnetization cycles of ferromagnetic materials utilizing a coil/ core or coil/core/magnet Head assembly. It has been discovered that EXCESS energy is released during the de-magnetization portion of the cycle using a suitable core assembly. The SmartPAKTM system is specially designed to measure, collect, and store this excess energy for later use. The SmartPAK_{TM} system is controlled by a Motorola 68HC908GP32 microcontroller programmed to measure input/output voltages and currents, calculate COP, and contains software algorithms for a complete "turn-key" power management system. The system features a "standard" user interface, which allows the user to design their own custom coil/core/magnet "head assemblies", and immediately test and display in real-time its' performance.



Figure 2. Functional Block Diagram

DIP SWITCH (S2) MODE SETTINGS



Figure 3. DIP Switch, S2.



DIP SWITCH (S2) MODE SETTINGS (CONTINUED)

