

SuperH™ Family E10A-USB Emulator

Additional Document for User's Manual

Supplementary Information on Using the SH7264, SH7262,
SH7266, SH7267, SH7268, SH7269, SH726A, and SH726B

SuperH™ Family

E10A-USB for SH7264, SH7262, SH7266,
SH7267, SH7268, SH7269, SH726A, and SH726B

HS7264KCU01HE

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Electronics Corporation without notice. Please review the latest information published by Renesas Electronics Corporation through various means, including the Renesas Electronics Corporation website (<http://www.renesas.com>).

Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.

6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Regulatory Compliance Notices

European Union regulatory notices

This product complies with the following EU Directives. (These directives are only valid in the European Union.)

CE Certifications:

- Electromagnetic Compatibility (EMC) Directive 2004/108/EC

EN 55022 Class A

WARNING: This is a Class A product. In a domestic environment this product may cause radio interference in which case the user may be required to take adequate measures.

EN 55024

- Information for traceability
- Authorised representative

Name: Renesas Electronics Corporation

Address: 1753, Shimonumabe, Nakahara-ku, Kawasaki, Kanagawa, 211-8668, Japan

- Manufacturer

Name: Renesas Solutions Corp.

Address: Nippon Bldg., 2-6-2, Ote-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Person responsible for placing on the market

Name: Renesas Electronics Europe Limited

Address: Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.

Environmental Compliance and Certifications:

- Waste Electrical and Electronic Equipment (WEEE) Directive 2002/96/EC

WEEE Marking Notice (European Union Only)



Renesas development tools and products are directly covered by the European Union's Waste Electrical and Electronic Equipment, (WEEE), Directive 2002/96/EC. As a result, this equipment, including all accessories, must not be disposed of as household waste but through your locally recognized recycling or disposal schemes. As part of our commitment to environmental responsibility Renesas also offers to take back the equipment and has implemented a Tools Product Recycling Program for customers in Europe. This allows you to return equipment to Renesas for disposal through our approved Producer Compliance Scheme. To register for the program, click here "<http://www.renesas.com/weee>".

United States Regulatory notices on Electromagnetic compatibility

FCC Certifications (United States Only):

This equipment has been tested and found to comply with the limits for a Class A digital device, pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference when the equipment is operated in a commercial environment. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instruction manual, may cause harmful interference to radio communications. Operation of this equipment in a residential area is likely to cause harmful interference in which case the user will be required to correct the interference at his own expense.

CAUTION: Changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate the equipment.

Table of Contents


Section 1 Connecting the Emulator with the User System.....	1
1.1 Components of the Emulator	1
1.2 Connecting the Emulator with the User System	3
1.3 Installing the H-UDI Port Connector on the User System	4
1.4 Pin Assignments of the H-UDI Port Connector	5
1.5 Recommended Circuit between the H-UDI Port Connector and the MCU	12
1.5.1 Recommended Circuit (36-Pin Type)	12
1.5.2 Recommended Circuit (14-Pin Type)	14
1.5.3 Recommended Circuit (38-Pin Type)	17
Section 2 Specifications of the E10A-USB Emulator Software.....	19
2.1 Differences between the Emulator and the SH7262, SH7264 Group, SH7266, SH7267 Group, SH7268, SH7269 Group, and SH726A, SH726B Group	19
2.2 Specific Functions for the Emulator when Using the SH7262, SH7264 Group, SH7266, SH7267 Group, SH7268, SH7269 Group, or SH726A, SH726B Group	27
2.2.1 Event Condition Functions	27
2.2.2 Trace Functions	34
2.2.3 Note on Using the JTAG (H-UDI) Clock (TCK)	46
2.2.4 Notes on Setting the [Breakpoint] Dialog Box	46
2.2.5 Notes on Setting the [Event Condition] Dialog Box and the BREAKCONDITION_SET Command	47
2.2.6 Performance Measurement Function	47
2.2.7 Skipping Display of the [Select Emulator mode] Dialog Box	50

Section 1 Connecting the Emulator with the User System

1.1 Components of the Emulator

The E10A-USB emulator supports the SH7262, SH7264, SH7266, SH7267, SH7268, SH7269, SH726A, and SH726B groups. Table 1.1 lists the components of the emulator.

Table 1.1 Components of the Emulator

Classi- fication	Component	Appearance	Quan- tity	Remarks
Hard- ware	Emulator box		1	HS0005KCU01H: Depth: 65.0 mm, Width: 97.0 mm, Height: 20.0 mm, Mass: 72.9 g or HS0005KCU02H: Depth: 65.0 mm, Width: 97.0 mm, Height: 20.0 mm, Mass: 73.7 g
	User system interface cable		1	14-pin type: Length: 20 cm, Mass: 33.1 g
	User system interface cable		1	36-pin type: Length: 20 cm, Mass: 49.2 g (only for HS0005KCU02H)
	USB cable		1	Length: 150 cm, Mass: 50.6 g
Soft- ware	E10A-USB emulator setup program, SuperH™ Family E10A- USB Emulator User's Manual, Supplementary Information on Using the SH7262, SH7264, SH7266, SH7267, SH7268, SH7269, SH726A, and SH726B*, and Test program manual for HS0005KCU01H and HS0005KCU02H		1	HS0005KCU01SR, HS0005KCU01HJ, HS0005KCU01HE, HS7264KCU01HJ, HS7264KCU01HE, HS0005TM01HJ, and HS0005TM01HE (provided on a CD-R)

Note: Additional document for the MCUs supported by the emulator is included. Check the target MCU and refer to its additional document.

1.2 Connecting the Emulator with the User System

To connect the E10A-USB emulator (hereinafter referred to as the emulator), the H-UDI port connector must be installed on the user system to connect the user system interface cable. When designing the user system, refer to the recommended circuit between the H-UDI port connector and the MCU. In addition, read the E10A-USB emulator user's manual and hardware manual for the related device.

Table 1.2 shows the type number of the emulator, the corresponding connector type, and the use of AUD function.

Table 1.2 Type Number, AUD Function, and Connector Type

Type Number	Connector	AUD Function
HS0005KCU02H	36-pin connector	Available
HS0005KCU01H, HS0005KCU02H	14-pin connector	Not available
HS0005KCU02H	38-pin connector	Available

The H-UDI port connector has the 36-pin, 14-pin, and 38-pin types as described below. Use them according to the purpose of the usage.

1. 36-pin type (with AUD function)
The AUD trace function is supported. A large amount of trace information can be acquired in realtime. The window trace function is also supported for acquiring memory access in the specified range (memory access address or memory access data) by tracing.
2. 14-pin type (without AUD function)
The AUD trace function cannot be used because only the H-UDI function is supported. Since the 14-pin type connector is smaller than the 36-pin type (1/2.5), the size of the area where the connector is installed on the user system can be reduced.
3. 38-pin type (with AUD function)
The AUD trace function is supported. As well as the 36-pin type, a large amount of trace information can be acquired in realtime. Since the 38-pin type connector is smaller than the 36-pin type (1/2.5), the size of the area where the connector is installed on the user system can be reduced. To use the 38-pin type connector, however, an optional cable (HS0005ECK01H) is required.

1.3 Installing the H-UDI Port Connector on the User System

Table 1.3 shows the recommended H-UDI port connectors for the emulator.

Table 1.3 Recommended H-UDI Port Connectors

Connector	Type Number	Manufacturer	Specifications
36-pin connector	DX10M-36S	Hirose Electric Co., Ltd.	Screw type
	DX10M-36SE, DX10G1M-36SE		Lock-pin type
14-pin connector	2514-6002	Minnesota Mining & Manufacturing Ltd.	14-pin straight type
38-pin connector	2-5767004-2	TE Connectivity Ltd.	38-pin Mictor type

Note: When designing the 36-pin connector layout on the user board, do not connect any components under the H-UDI connector. When designing the 14-pin connector layout on the user board, do not place any components within 3 mm of the H-UDI port connector. When designing the 38-pin connector layout on the user board, reduce cross-talk noise etc. by keeping other signal lines out of the region where the H-UDI port connector is situated. As shown in figure 1.1, an upper limit (5 mm) applies to the heights of components mounted around the user system connector.




Figure 1.1 Restriction on Component Mounting

1.4 Pin Assignments of the H-UDI Port Connector

Figures 1.2 through 1.7 show the pin assignments of the 36-pin, 14-pin, and 38-pin H-UDI port connectors, respectively.

Note: Note that the pin number assignments of the H-UDI port connector shown on the following pages differ from those of the connector manufacturer.

Pin No.	Signal	Input/Output ^{*1}	SH7264 Pin No.	SH7262 Pin No.	SH7266 Pin No.	SH7267 Pin No.	Note	Pin No.	Signal	Input/Output ^{*1}	SH7264 Pin No.	SH7262 Pin No.	SH7266 Pin No.	SH7267 Pin No.	Note
1	AUDCK	Output	168	144	99	119		19	TMS	Input	109	93	77	93	
2	GND	—						20	GND	—					
3	AUDATA0	Output	164	140	97	117		21	TRST# ^{*2}	Input	105	89	73	89	
4	GND	—						22	(GND) ^{*4}	—					
5	AUDATA1	Output	163	139	96	116		23	TDI	Input	108	92	76	92	
6	GND	—						24	GND	—					
7	AUDATA2	Output	162	138	95	115		25	TDO	Output	107	91	75	91	
8	GND	—						26	GND	—					
9	AUDATA3	Output	161	137	93	113		27	ASEBRKAK# /ASEBRK# ^{*2}	Input/output	106	90	74	90	
10	GND	—						28	GND	—					
11	AUDSYNC# ^{*2}	Output	166	142	98	118		29	UVCC	Output					
12	GND	—						30	GND	—					
13	N.C.	—						31	RES# ^{*2}	Output	51	43	38	46	User reset
14	GND	—						32	GND	—					
15	N.C.	—						33	GND ^{*3}	Output					
16	GND	—						34	GND	—					
17	TCK	Input	110	94	78	94		35	N.C.	—					
18	GND	—						36	GND	—					

Notes: 1. Input to or output from the user system.

2. The symbol (#) means that the signal is active-low.

2. The symbol (#) means that the signal is active low.
3. The emulator monitors the GND signal of the user system and detects whether or not the user system is connected.

4. When the user system interface cable is connected to this pin and the ASEMD# pin is set to 0, do not connect to GND but to the ASEMD# pin directly.




Figure 1.2 Pin Assignments of the H-UDI Port Connector (36 Pins)

Pin No.	Signal	Input/Output ¹	SH7268 Pin No.	SH7269 Pin No.		SH726B Pin No.	Note	Pin No.	Signal	Input/Output ¹	SH7268 Pin No.	SH7269 Pin No.		SH726B Pin No.	Note
				QFP	BGA							QFP	BGA		
1	AUDCK	Output	157	193	A18	125		19	TMS	Input	109	133	R17	77	
2	GND	—						20	GND	—					
3	AUDATA0	Output	140	170	H19	134		21	TRST# ^{*2}	Input	105	129	V20	73	
4	GND	—						22	(GND) ^{*4}	—					
5	AUDATA1	Output	142	175	H17	135		23	TDI	Input	108	132	T18	76	
6	GND	—						24	GND	—					
7	AUDATA2	Output	149	185	F17	9		25	TDO	Output	107	131	U20	75	
8	GND	—						26	GND	—					
9	AUDATA3	Output	152	188	E19	10		27	ASEBRKAK# /ASEBRK# ^{*2}	Input/output	106	130	U19	74	
10	GND	—						28	GND	—					
11	AUDSYNC# ^{*2}	Output	151	187	F18	133		29	UVCC	Output					
12	GND	—						30	GND	—					
13	N.C.	—						31	RES# ^{*2}	Output	68	88	W9	47	User reset
14	GND	—						32	GND	—					
15	N.C.	—						33	GND ^{*3}	Output					
16	GND	—						34	GND	—					
17	TCK	Input	110	134	T19	78		35	N.C.	—					
18	GND	—						36	GND	—					

Notes: 1. Input to or output from the user system.

2. The symbol (#) means that the signal is active-low.

3. The emulator monitors the GND signal of the user system and detects whether or not the user system is connected.

4. When the user system interface cable is connected to this pin and the ASEMD# pin is set to 0, do not connect to GND but to the ASEMD# pin directly.

Figure 1.3 Pin Assignments of the H-UDI Port Connector (36 Pins)

Pin No.	Signal	Input/ Output*1	SH7264 Pin No.	SH7262 Pin No.	SH7266 Pin No.	SH7267 Pin No.	Note
1	TCK	Input	110	94	78	94	
2	TRST#	*2 Input	105	89	73	89	
3	TDO	Output	107	91	75	91	
4	ASEBRKAK#	*2 Input/ / ASEBRK# output	106	90	74	90	
5	TMS	Input	109	93	77	93	
6	TDI	Input	108	92	76	92	
7	RES#	*2 Output	51	43	38	46	User reset
8	N.C.	—					
9	(GND)	*4 —					
11	UVCC	Output					
10, 12, and 13	GND	—					
14	GND	*3 Output					

- Notes:
1. Input to or output from the user system.
 2. The symbol (#) means that the signal is active-low.
 3. The emulator monitors the GND signal of the user system and detects whether or not the user system is connected.
 4. When the user system interface cable is connected to this pin and the ASEMD# pin is set to 0, do not connect to GND but to the ASEMD# pin directly.




Figure 1.4 Pin Assignments of the H-UDI Port Connector (14 Pins)

Pin No.	Signal	Input/ Output*1	SH7268 Pin No.	SH7269 Pin No.		SH726A Pin No.	SH726B Pin No.	Note
				QFP	BGA			
1	TCK	Input	110	134	T19	66	78	
2	TRST#	*2 Input	105	129	V20	61	73	
3	TDO	Output	107	131	U20	63	75	
4	ASEBRKAK#	*2 Input/ / ASEBRK# output	106	130	U19	62	74	
5	TMS	Input	109	133	R17	65	77	
6	TDI	Input	108	132	T18	64	76	
7	RES#	*2 Output	68	88	W9	39	47	User reset
8	N.C.	—						
9	(GND)	*4 —						
11	UVCC	Output						
10, 12, and 13	GND	—						
14	GND	*3 Output						

- Notes: 1. Input to or output from the user system.
 2. The symbol (#) means that the signal is active-low.
 3. The emulator monitors the GND signal of the user system and detects whether or not the user system is connected.
 4. When the user system interface cable is connected to this pin and the ASEMD# pin is set to 0, do not connect to GND but to the ASEMD# pin directly.

Figure 1.5 Pin Assignments of the H-UDI Port Connector (14 Pins)

Pin No.	Signal	Input/Output ¹	SH7264 Pin No.	SH7262 Pin No.	SH7266 Pin No.	SH7267 Pin No.	Note	Pin No.	Signal	Input/Output ¹	SH7264 Pin No.	SH7262 Pin No.	SH7266 Pin No.	SH7267 Pin No.	Note
1	N.C.	—						20	N.C.	—					
2	N.C.	—						21	TRST# ²	Input	105	89	73	89	
3	ASEMD# (GND) ⁴	—						22	N.C.	—					
4	N.C.	—						23	N.C.	—					
5	UCON# (GND) ³	—						24	AUDATA3	Output	161	137	93	113	
6	AUDCK	Output	168	114	99	119		25	N.C.	—					
7	N.C.	—						26	AUDATA2	Output	162	138	95	115	
8	ASEBRKAK#/ ASEBRK# ²	Input/ Output	106	90	74	90		27	N.C.	—					
9	RES# ²	Output	51	43	38	46	User reset	28	AUDATA1	Output	163	139	96	116	
10	N.C.	—						29	N.C.	—					
11	TDO	Output	107	91	75	91		30	AUDATA0	Output	164	140	97	117	
12	UVCC_AUD	Output						31	N.C.	—					
13	N.C.	—						32	AUDSYNC#	Output	166	142	98	118	
14	UVCC	Output						33	N.C.	—					
15	TCK	Input	110	94	78	94		34	N.C.	—					
16	N.C.	—						35	N.C.	—					
17	TMS	Input	109	93	77	93		36	N.C.	—					
18	N.C.	—						37	N.C.	—					
19	TDI	Input	108	92	76	92		38	N.C.	—					

Notes: 1. Input to or output from the user system.

2. The symbol (#) means that the signal is active-low.

3. The emulator monitors the GND signal of the user system and detects whether or not the user system is connected.

4. When the user system interface cable is connected to this pin and the ASEMD# pin is set to 0, do not connect to GND but to the ASEMD# pin directly.

5. The GND bus lead at the center of the H-UDI port connector must be grounded.




Figure 1.6 Pin Assignments of the H-UDI Port Connector (38 Pins)

Pin No.	Signal	Input/Output ¹	SH7269 Pin No.			SH726B Pin No.	Note	Pin No.	Signal	Input/Output ¹	SH7269 Pin No.			SH726B Pin No.	Note
			SH7268 Pin No.	QFP	BGA						SH7268 Pin No.	QFP	BGA		
1	N.C.	—						20	N.C.	—					
2	N.C.	—						21	TRST# ²	Input	105	129	V20	73	
3	ASEMD# (GND) ⁴	—						22	N.C.	—					
4	N.C.	—						23	N.C.	—					
5	UCON# (GND) ³	—						24	AUDATA3	Output	152	188	E19	10	
6	AUDCK	Output	157	193	A18	125		25	N.C.	—					
7	N.C.	—						26	AUDATA2	Output	149	185	F17	9	
8	ASEBRKA#/ ASEBRK# ²	Input/ output	106	130	U19	74		27	N.C.	—					
9	RES# ²	Output	68	88	W9	47	User reset	28	AUDATA1	Output	142	175	H17	135	
10	N.C.	—						29	N.C.	—					
11	TDO	Output	107	131	U20	75		30	AUDATA0	Output	140	170	H19	134	
12	UVCC_AUD	Output						31	N.C.	—					
13	N.C.	—						32	AUDSYNC#	Output	151	187	F18	133	
14	UVCC	Output						33	N.C.	—					
15	TCK	Input	110	134	T19	78		34	N.C.	—					
16	N.C.	—						35	N.C.	—					
17	TMS	Input	109	133	R17	77		36	N.C.	—					
18	N.C.	—						37	N.C.	—					
19	TDI	Input	108	132	T18	76		38	N.C.	—					

Notes: 1. Input to or output from the user system.
2. The symbol (#) means that the signal is active-low.
3. The emulator monitors the GND signal of the user system and detects whether or not the user system is connected.
4. When the user system interface cable is connected to this pin and the ASEMD# pin is set to 0, do not connect to GND but to the ASEMD# pin directly.
5. The GND bus lead at the center of the H-UDI port connector must be grounded.

Figure 1.7 Pin Assignments of the H-UDI Port Connector (38 Pins)

1.5 Recommended Circuit between the H-UDI Port Connector and the MCU

1.5.1 Recommended Circuit (36-Pin Type)

Figure 1.8 shows a recommended circuit for connection between the H-UDI and AUD port connectors (36 pins) and the MCU when the emulator is in use.

- Notes:
1. Do not connect anything to the N.C. pins of the H-UDI port connector.
 2. The ASEMD# pin must be 0 when the emulator is connected and 1 when the emulator is not connected, respectively.
 - (1) When the emulator is used: ASEMD# = 0
 - (2) When the emulator is not used: ASEMD# = 1Figure 1.8 shows an example of circuits that allow the ASEMD# pin to be GND (0) whenever the emulator is connected by using the user system interface cable. When the ASEMD# pin is changed by switches, etc., ground pin 22. Do not connect this pin to the ASEMD# pin.
 3. When a network resistance is used for pull-up, it may be affected by a noise. Separate TCK from other resistances.
 4. The pattern between the H-UDI port connector and the MCU must be as short as possible. Do not connect the signal lines to other components on the board.
 5. The AUD signals (AUDCK, AUDATA3 to AUDATA0, and AUDSYNC#) operate in high speed. Isometric connection is needed if possible. Do not separate connection nor connect other signal lines adjacently.
 6. Since the H-UDI and the AUD of the MCU operate with the PVcc, supply only the PVcc to the UVCC pin. Make the emulator's switch settings so that the user power will be supplied (SW2 = 1 and SW3 = 1).
 7. The resistance value shown in figure 1.8 is for reference.
 8. For the AUDCK pin, guard the pattern between the H-UDI port connector and the MCU at GND level.
 9. The TRST# pin must be at the low level for a certain period when the power is supplied whether the H-UDI is used or not.
 10. For the pin processing in cases where the emulator is not used, refer to the hardware manual of the related MCU.

When the circuit is connected as shown in figure 1.8, the switches of the emulator are set as SW2 = 1 and SW3 = 1. For details, refer to section 3.8, Setting the DIP Switches, in the SuperH™ Family E10A-USB Emulator User's Manual.




Figure 1.8 Recommended Circuit for Connection between the H-UDI Port Connector and MCU when the Emulator is in Use (36-Pin Type)

CAUTION

Do not allow the emulator to issue a reset signal unless the output of the reset circuit in use is open-drain. If this is not the case, conflict between signals will damage the user system.

1.5.2 Recommended Circuit (14-Pin Type)

Figure 1.9 shows a recommended circuit for connection between the H-UDI port connector (14 pins) and the MCU when the emulator is in use.

- Notes:
1. Do not connect anything to the N.C. pins of the H-UDI port connector.
 2. The ASEMD# pin must be 0 when the emulator is connected and 1 when the emulator is not connected, respectively.
 - (1) When the emulator is used: ASEMD# = 0
 - (2) When the emulator is not used: ASEMD# = 1Figure 1.9 shows an example of circuits that allow the ASEMD# pin to be GND (0) whenever the emulator is connected by using the user system interface cable. When the ASEMD# pin is changed by switches, etc., ground pin 9. Do not connect this pin to the ASEMD# pin.
 3. When a network resistance is used for pull-up, it may be affected by a noise. Separate TCK from other resistances.
 4. The pattern between the H-UDI port connector and the MCU must be as short as possible. Do not connect the signal lines to other components on the board.
 5. Since the H-UDI of the MCU operates with the PVcc, supply only the PVcc to the UVCC pin. Make the emulator's switch settings so that the user power will be supplied (SW2 = 1 and SW3 = 1).
 6. The resistance value shown in figure 1.9 is for reference.
 7. The TRST# pin must be at the low level for a certain period when the power is supplied whether the H-UDI is used or not.
 8. For the pin processing in cases where the emulator is not used, refer to the hardware manual of the related MCU.

When the circuit is connected as shown in figure 1.9, the switches of the emulator are set as SW2 = 1 and SW3 = 1. For details, refer to section 3.8, Setting the DIP Switches, in the SuperH™ Family E10A-USB Emulator User's Manual.




Figure 1.9 Recommended Circuit for Connection between the H-UDI Port Connector and MCU when the Emulator is in Use (14-Pin Type)

CAUTION


Do not allow the emulator to issue a reset signal unless the output of the reset circuit in use is open-drain. If this is not the case, conflict between signals will damage the user system.

1.5.3 Recommended Circuit (38-Pin Type)

Figure 1.10 shows a recommended circuit for connection between the H-UDI and AUD port connectors (38 pins) and the MCU when the emulator is in use.

- Notes:
1. Do not connect anything to the N.C. pins of the H-UDI port connector.
 2. The ASEMD# pin must be 0 when the emulator is connected and 1 when the emulator is not connected, respectively.
 - (1) When the emulator is used: ASEMD# = 0
 - (2) When the emulator is not used: ASEMD# = 1Figure 1.10 shows an example of circuits that allow the ASEMD# pin to be GND (0) whenever the emulator is connected by using the user system interface cable. When the ASEMD# pin is changed by switches, etc., ground pin 3. Do not connect this pin to the ASEMD# pin.
 3. When a network resistance is used for pull-up, it may be affected by a noise. Separate TCK from other resistances.
 4. The pattern between the H-UDI port connector and the MCU must be as short as possible. Do not connect the signal lines to other components on the board.
 5. The AUD signals (AUDCK, AUDATA3 to AUDATA0, and AUDSYNC#) operate in high speed. Isometric connection is needed if possible. Do not separate connection nor connect other signal lines adjacently.
 6. Since the H-UDI and the AUD of the MCU operate with the PVcc, supply only the PVcc to the UVCC pin. Make the emulator's switch settings so that the user power will be supplied (SW2 = 1 and SW3 = 1).
 7. The resistance value shown in figure 1.10 is for reference.
 8. For the AUDCK pin, guard the pattern between the H-UDI port connector and the MCU at GND level.
 9. The TRST# pin must be at the low level for a certain period when the power is supplied whether the H-UDI is used or not.
 10. The GND bus lead at the center of the H-UDI port connector must be grounded.
 11. For the pin processing in cases where the emulator is not used, refer to the hardware manual of the related MCU.

When the circuit is connected as shown in figure 1.10, the switches of the emulator are set as SW2 = 1 and SW3 = 1. For details, refer to section 3.8, Setting the DIP Switches, in the SuperH™ Family E10A-USB Emulator User's Manual.



Note: If you have selected [Reset assert (Auto Connect)] during the booting-up process to make the emulator output a reset signal, the output of the reset circuit in the user system must be open-drain.

Figure 1.10 Recommended Circuit for Connection between the H-UDI Port Connector and MCU when the Emulator is in Use (38-Pin Type)

CAUTION

Do not allow the emulator to issue a reset signal unless the output of the reset circuit in use is open-drain. If this is not the case, conflict between signals will damage the user system.

Section 2 Specifications of the E10A-USB Emulator Software

2.1 Differences between the Emulator and the SH7262, SH7264 Group, SH7266, SH7267 Group, SH7268, SH7269 Group, and SH726A, SH726B Group

1. When the emulator system is initiated, it initializes the general-purpose registers and part of the control registers as shown in table 2.1. The initial values of the MCU are undefined. When the emulator is initiated from the workspace, a value to be entered is saved in a session.

Table 2.1 Register Initial Values at Emulator Link Up

Register	Emulator at Link Up
R0 to R14	H'00000000
R15 (SP)	Value of the SP in the power-on reset vector table
PC	Value of the PC in the power-on reset vector table
SR	H'000000F0
GBR	H'00000000
VBR	H'00000000
TBR	H'00000000
MACH	H'00000000
MACL	H'00000000
PR	H'00000000
FPSCR*	H'00040001
FPUL*	H'00000000
FPR0-15*	H'00000000

Note: If the MCU does not incorporate the floating-point unit (FPU), these registers are not displayed.

Note: When a value of the interrupt mask bit in the SR register is changed in the [Registers] window, it is actually reflected in that register immediately before execution of the user program is started. It also applies when the value is changed by the REGISTER_SET command.

2. The emulator uses the H-UDI; do not access the H-UDI.

3. Low-Power States

- When the emulator is used, the sleep state can be cleared with either the clearing function or with the [STOP] button, and a break will occur.
- The memory must not be accessed or modified in software standby state.
- The memory must not be accessed or modified in deep standby state.
- Do not stop inputting the clock to the H-UDI module by using the module standby function.

4. Reset Signals

The MCU reset signals are only valid during emulation started with clicking the GO or STEP-type button. If these signals are enabled on the user system in command input wait state, they are not sent to the MCU.

Note: Do not break the user program when the RES#, BREQ#, or WAIT# signal is being low. A TIMEOUT error will occur. If the BREQ# or WAIT# signal is fixed to low during break, a TIMEOUT error will occur at memory access.

5. Direct Memory Access Controller (DMAC)

The DMAC operates even when the emulator is used. When a data transfer request is generated, the DMAC executes DMA transfer.

6. Memory Access during User Program Execution

During execution of the user program, memory is accessed by the following two methods, as shown in table 2.2; each method offers advantages and disadvantages.

Table 2.2 Memory Access during User Program Execution

Method	Advantage	Disadvantage
H-UDI read/write	The stopping time of the user program is short because memory is accessed by the dedicated bus master.	Cache access is disabled. Actual memory is always accessed by the H-UDI read or write. When the cache is being used in write-back mode, values written are not reflected in the actual memory, so values updated by H-UDI reading or writing will not be displayed correctly.
Short break	Cache access is enabled.	The stopping time of the user program is long because the user program temporarily breaks.

Note: Accessing memory to cache control registers 1 and 2 is fixed as a short break during execution of the user program.

The method for accessing memory during execution of the user program is specified by using the [Configuration] dialog box.

Table 2.3 Stopping Time by Memory Access (Reference)

Method	Condition	Stopping Time
H-UDI read/write	Reading of one longword for the internal RAM	Reading: Maximum three bus clocks (B ϕ)
	Writing of one longword for the internal RAM	Writing: Maximum two bus clocks (B ϕ)
Short break	CPU clock: 120 MHz JTAG clock: 20 MHz Reading or writing of one longword for the external area	About 50 ms

7. Memory Access to the External Flash Memory Area

The emulator can download the load module to the external flash memory area (for details, refer to section 6.22, Download Function to the Flash Memory Area, in the SuperH™ Family E10A-USB Emulator User's Manual). Other memory write operations are enabled for the RAM area. Therefore, an operation such as memory write or BREAKPOINT should be set only for the RAM area.

8. Operation while Cache is Enabled

When cache is enabled, the emulator operates as shown in table 2.4.

Table 2.4 Operation while Cache is Enabled

Function	Operation	Notes
Memory write	Searches for whether or not the address to be written hits the instruction and operand caches. When the address hits, the corresponding position of the data array is changed by the data to be written and single write is performed to the external area. When the address does not hit, the cache contents are not changed and single write is performed to the external area.	The contents of the address array are not changed before or after writing of memory.
Memory read	Searches for whether or not the address to be read hits the operand cache. When the address hits, the corresponding position of the data array is read. When the address does not hit, single write is performed to the external area.	The instruction cache is not searched for. The contents of the address array are not changed before or after reading of memory.
BREAKPOINT	Clears the V and LRU bits of all entries in the instruction cache to 0 if a BREAKPOINT is set or canceled. Clears the V and LRU bits of all entries in the instruction cache to 0 if a break occurs when a BREAKPOINT has been set.	Use the Event Condition if you do not wish to change the contents of the instruction cache.
Program load	Writes the contents of the data cache to the external memory and clears the V and LRU bits of entries in the instruction and data caches to 0 after loading of the program has been completed.	

If memory is read from or written to the disabled cache area, cache is not searched for but the external area is accessed.

9. Multiplexing the AUD Pins

The AUD pins are multiplexed as shown in table 2.5.

Table 2.5 Multiplexed Functions

MCU	Function 1	Function 2
SH7262 and SH7264 group	PF0/WAIT/SSISCK1/DV_DATA0/SCK2/TEND0	AUDCK
	PF1/BREQ/SSIWS1/DV_DATA1/RxD2/DREQ0	AUDSYNC#
	PF2/BACK/SSIDATA1/DV_DATA2/TxD2/DACK0	AUDATA0
	PF3/ICIORD/SSISCK2/DV_DATA3/RxD3	AUDATA1
	PF4/ ICIOWR/AH/SSIWS2/DV_DATA4/TxD3	AUDATA2
	PF5/CS5/CE1A/SSIDATA2/DV_DATA5/TCLKC	AUDATA3
SH7266 and SH7267 group	PF0/WAIT/DV_DATA0/SCK2/TEND0	AUDCK
	PF1/BREQ/DV_DATA1/RxD2/DREQ0/SD_D2	AUDSYNC#
	PF2/BACK/DV_DATA2/TxD2/DACK0/SD_D3	AUDATA0
	PF3/ICIORD/SSISCK1/DV_DATA3/RxD3/SD_CMD	AUDATA1
	PF4/ICIOWR/AH/SSIWS1/DV_DATA4/TxD3/SD_CLK	AUDATA2
	PF5/CS5/CE1A/SSIDATA1/DV_DATA5/TCLKC/SD_D0	AUDATA3
SH7268 and SH7269 group	PF0/BREQ#/QSPCLK_1/RSPCK1/TIOC4A/DREQ0	AUDCK
	PG22/LCD_DATA22/LCD_TCON5/RxD5	AUDSYNC#
	PG16/WE2#/ICIORD#/DQMUL/LCD_DATA16	AUDATA0
	PG17/WE3#/ICIOWR#/AH#/DQMUU/LCD_DATA17	AUDATA1
	PG21/DV_DATA7/LCD_DATA21/LCD_TCON4/TxD4	AUDATA2
SH726B group	PJ2/SD_D1/IRQ6	AUDCK
	PJ3/SD_D0/IRQ7	AUDSYNC#
	PJ4/SD_CLK/CS1	AUDATA0
	PJ5/SD_CMD/SCK1	AUDATA1
	PJ6/SD_D3/CS4/RxD1	AUDATA2
	PJ7/SD_D2/BS/TxD1	AUDATA3

- Notes:
1. Function 1 can be used when the AUD pins of the device are not connected to the emulator.
 2. Products of the SH726A group do not have the AUD function.
 3. The AUD pins are multiplexed with other pins.

When the AUD function is used by the E10A-USB emulator, AUD pins are used regardless of the settings of the pin function controller (PFC).

10. Using WDT

The WDT does not operate during break.

11. Loading Sessions

Information in [JTAG clock] of the [Configuration] dialog box cannot be recovered by loading sessions. Thus the TCK value will be as follows:

— When HS0005KCU01H or HS0005KCU02H is used

SH7262, SH7264, SH7266, or SH7267 group: TCK = 5.00 MHz

SH7268, SH7269, SH726A, or SH726B group: TCK = 10.00 MHz

12. [IO] Window

— Display and modification

There are two registers to be separately used for write and read operations.

Table 2.6 Register with Different Access Size

Register Name	Usage	Register
WTCSR(W)	Write	Watchdog timer control/status register
WTCNT(W)	Write	Watchdog timer counter
WTCSR(R)	Read	Watchdog timer control/status register
WTCNT(R)	Read	Watchdog timer counter
WRCSR(W)	Write	Watchdog reset control/status register
WRCSR(R)	Read	Watchdog reset control/status register
STRMDIN0(R)	Read	CD-ROM decoder stream data input register 0
STRMDIN2(R)	Read	CD-ROM decoder stream data input register 2
STRMDIN0_2(W)	Write	CD-ROM decoder stream data input register 0/2

— Customization of the I/O-register definition file

The internal I/O registers can be accessed from the [IO] window. After the I/O-register definition file is created, the MCU's specifications may be changed. If each I/O register in the I/O-register definition file differs from addresses described in the hardware manual, change the I/O-register definition file according to the description in the hardware manual. The I/O-register definition file can be customized depending on its format. For how to customize I/O register files, refer to appendix E, I/O File Format, in the SuperH™ Family E10A-USB Emulator User's Manual. Note, however, that the emulator does not support the bit-field function. Since the I/O register files for the SH726A and SH726B groups only cover a minimum set of I/O registers, customize the files to meet your own requirements.

The I/O register files are stored in the following location:

\\(HEW)\Tools\Renesas\DebugComp\Platform\E10A-USB\SH-2A\SH-2A\IOFiles

The location of the (HEW) folder varies depending on where you have installed the HEW. By default, the HEW is installed below C:\Program Files\Renesas\HEW.

— Verify

In the [IO] window, the verify function of the input value is disabled.

— CD-ROM

When the emulator is in use, the CD-ROM decoder cannot be accessed in the module standby state. Clear the module standby state before accessing the corresponding registers in the [IO] window, etc.

13. Illegal Instructions

Do not execute illegal instructions with STEP-type commands.

14. Reset Input

During execution of the user program, the emulator may not operate correctly if a contention occurs between the following operations for the emulator and the reset input to the target device:

- Setting an Event Condition
- Setting an internal trace
- Displaying the content acquired by an internal trace
- Reading or writing of a memory

Note that those operations should not contend with the reset input to the target device.

15. Contention between the Change of the FRQCR Register and the Debugging Functions

The following notes are required for the user program for changing the multiplication rate of PLL circuit 1 to change the frequency:

- Avoid contention between the change of the FRQCR register in the user program and the memory access from the [Memory] window, etc.
- When the automatic updating function is used in the [Monitor] window or [Watch] window, generate and set a break of Event Condition for an instruction immediately before changing the FRQCR register. Contention will be avoided by generating a break and executing the user program again.

For the change of the multiplication rate of PLL circuit 1 and the FRQCR register, refer to the hardware manual for the MCU.

16. Boot mode:

- When the emulator is started up in boot mode 0, or when the reset function of the CPU is used, the emulator reads the initial value (address where execution starts) of the program counter (PC) and initial value of the stack pointer (SP) from the exception processing vector table, which is placed in memory connected to the CS0 space.
- When the emulator is started up in boot mode 1 or 3, or when the reset function of the CPU is used, a break in processing by the E10A USB emulator occurs before execution of the program in serial flash memory connected via Renesas serial peripheral interface 0. The initial value (address where execution starts) of the program counter (PC) and initial value of the stack pointer (SP) are as follows.
PC = Data value H'A0000008 of Address H'A0000000
R15 = Data value H'FFF83FE0 of Address H'A0000004
- When the emulator is started up in boot mode 2, or when the reset function of the CPU is used, a break in processing by the E10A USB emulator occurs before execution of the program in NAND flash memory connected to the NAND flash memory controller. The initial value (address where execution starts) of the program counter (PC) and initial value of the stack pointer (SP) are as follows.
PC = Data value H'A0000000 of Address H'A0000008
R15 = Data value H'FFF83FE0 of Address H'A0000004

2.2 Specific Functions for the Emulator when Using the SH7262, SH7264 Group, SH7266, SH7267 Group, SH7268, SH7269 Group, or SH726A, SH726B Group

2.2.1 Event Condition Functions

The emulator is used to set event conditions for the following three functions:

- Break of the user program
- Internal trace
- Start or end of performance measurement

Table 2.7 lists the types of Event Condition.

Table 2.7 Types of Event Condition

Event Condition Type	Description
Address bus condition (Address)	Sets a condition when the address bus (data access) value or the program counter value (before or after execution of instructions) is matched.
Data bus condition (Data)	Sets a condition when the data bus value is matched. Byte, word, or longword can be specified as the access data size.
Bus state condition (Bus State)	There are two bus state condition settings: Bus state condition: Sets a condition when the data bus value is matched. Read/Write condition: Sets a condition when the read/write condition is matched.
Count	Sets a condition when the specified other conditions are satisfied for the specified counts.
Reset point	A reset point is set when the count and the sequential condition are specified.
Action	Selects the operation when a condition (such as a break, a trace halt condition, or a trace acquisition condition) is matched.

Using the [Combination action (Sequential or PtoP)] dialog box, which is opened by selecting [Combination action (Sequential or PtoP)] from the pop-up menu on the [Event Condition] sheet, specifies the sequential condition and the start or end of performance measurement.

Table 2.8 lists the combinations of conditions that can be set under Ch1 to Ch11.

Table 2.8 Dialog Boxes for Setting Event Conditions

Dialog Box		Function				Action
		Address Bus Condition (Address)	Data Bus Condition (Data)	Bus State Condition (Bus Status)	Count Condition (Count)	
[Event Condition 1]	Ch1	O	O	O	O	O (B, T1, and P)
[Event Condition 2]	Ch2	O	O	O	X	O (B, T1, and P)
[Event Condition 3]	Ch3	O	X	X	X	O (B and T2)
[Event Condition 4]	Ch4	O	X	X	X	O (B and T3)
[Event Condition 5]	Ch5	O	X	X	X	O (B and T3)
[Event Condition 6]	Ch6	O	X	X	X	O (B and T2)
[Event Condition 7]	Ch7	O	X	X	X	O (B and T2)
[Event Condition 8]	Ch8	O	X	X	X	O (B and T2)
[Event Condition 9]	Ch9	O	X	X	X	O (B and T2)
[Event Condition 10]	Ch10	O	X	X	X	O (B and T2)
[Event Condition 11]	Ch11 (reset point)	O	X	X	X	X

Notes: 1. O: Can be set in the dialog box.

X: Cannot be set in the dialog box.

2. For the Action item,

B: Setting a break is enabled.

T1: Setting the trace halt and acquisition conditions are enabled for the internal trace.

T2: Setting the trace halt is enabled for the internal trace.

T3: Setting the trace halt and point-to-point is enabled for the internal trace.

P: Setting a performance-measurement start or end condition is enabled.

The [Event Condition 11] dialog box is used to specify the count of [Event Condition 1] and becomes a reset point when the sequential condition is specified.

Sequential Setting: Using the [Combination action (Sequential or PtoP)] dialog box specifies the sequential condition and the start or end of performance measurement.

Table 2.9 Conditions to Be Set

Classification	Item	Description
[Ch1, 2, 3] list box	Sets the sequential condition and the start or end of performance measurement using Event Conditions 1 to 3 and 11.	
	Don't care	Sets no sequential condition or the start or end of performance measurement.
	Break: Ch3-2-1	Breaks when a condition is satisfied in the order of Event Condition 3, 2, 1.
	Break: Ch3-2-1, Reset point	Breaks when a condition is satisfied in the order of Event Condition 3, 2, 1. Enables the reset point of Event Condition 11.
	Break: Ch2-1	Breaks when a condition is satisfied in the order of Event Condition 2, 1.
	Break: Ch2-1, Reset point	Breaks when a condition is satisfied in the order of Event Condition 2, 1. Enables the reset point.
	I-Trace stop: Ch3-2-1	Halts acquisition of an internal trace when a condition is satisfied in the order of Event Condition 3, 2, 1.
	I-Trace stop: Ch3-2-1, Reset point	Halts acquisition of an internal trace when a condition is satisfied in the order of Event Condition 3, 2, 1. Enables the reset point.
	I-Trace stop: Ch2-1	Halts acquisition of an internal trace when a condition is satisfied in the order of Event Condition 2, 1.
	I-Trace stop: Ch2-1, Reset point	Halts acquisition of an internal trace when a condition is satisfied in the order of Event Condition 2, 1. Enables the reset point.
	Ch2 to Ch1 PA	Sets the performance measurement period during the time from the satisfaction of the condition set in Event Condition 2 (start condition) to the satisfaction of the condition set in Event Condition 1 (end condition).

Table 2.9 Conditions to Be Set (cont)

Classification	Item	Description
[Ch1, 2, 3] list box (cont)	Ch1 to Ch2 PA	Sets the performance measurement period during the time from the satisfaction of the condition set in Event Condition 1 (start condition) to the satisfaction of the condition set in Event Condition 2 (end condition).
[Ch4, 5] list box	Sets the point-to-point of the internal trace (the start or end condition of trace acquisition) using Event Conditions 4 and 5.	
	Don't care	Sets no start or end condition of trace acquisition.
	I-Trace: Ch5 to Ch4 PtoP	Sets the acquisition period during the time from the satisfaction of the condition set in Event Condition 5 (start condition) to the satisfaction of the condition set in Event Condition 4 (end condition).
	I-Trace: Ch5 to Ch4 PtoP, power-on reset	Sets the acquisition period during the time from the satisfaction of the condition set in Event Condition 5 (start condition) to the satisfaction of the condition set in Event Condition 4 (end condition) or the power-on reset.

- Notes:
1. After the sequential condition and the count specification condition of Event Condition 1 have been set, break and trace acquisition will be halted if the sequential condition is satisfied for the specified count.
 2. If a reset point is satisfied, the satisfaction of the condition set in Event Condition will be disabled. For example, if the condition is satisfied in the order of Event Condition 3, 2, reset point, 1, the break or trace acquisition will not be halted. If the condition is satisfied in the order of Event Condition 3, 2, reset point, 3, 2, 1, the break and trace acquisition will be halted.
 3. If the start condition is satisfied after the end condition has been satisfied by measuring performance, performance measurement will be restarted. For the measurement result after a break, the measurement results during performance measurement are added.
 4. If the start condition is satisfied after the end condition has been satisfied by the point-to-point of the internal trace, trace acquisition will be restarted.

Usage Example of Sequential Break Extension Setting: A tutorial program provided for the product is used as an example. For the tutorial program, refer to section 6, Tutorial, in the SuperH™ Family E10A-USB Emulator User's Manual.

The conditions of Event Condition are set as follows:

1. Ch3
Breaks address H'00001068 when the condition [Only program fetched address after] is satisfied.
2. Ch2
Breaks address H'0000107a when the condition [Only program fetched address after] is satisfied.
3. Ch1
Breaks address H'00001086 when the condition [Only program fetched address after] is satisfied.
Note: Do not set other channels.
4. Sets the content of the [Ch1,2,3] list box to [Break: Ch 3-2-1] in the [Combination action (Sequential or PtoP)] dialog box.
5. Enables the condition of Event Condition 1 from the popup menu by clicking the right mouse button on the [Event Condition] sheet.

Then, set the program counter and stack pointer (PC = H'00000800, R15 = H'00010000) in the [Registers] window and click the [Go] button. If this does not execute normally, issue a reset and execute the above procedures.

The program is executed up to the condition of Ch1 and halted. Here, the condition is satisfied in the order of Ch3 -> 2 -> 1.




Figure 2.1 [Source] Window at Execution Halted (Sequential Break)

If the sequential condition, performance measurement start/end, or point-to-point for the internal trace is set, conditions of Event Condition to be used will be disabled. Such conditions must be enabled from the popup menu by clicking the right mouse button on the [Event Condition] sheet.

- Notes:
1. If the Event condition is set for the slot in the delayed branch instruction by the program counter (after execution of the instruction), the condition is satisfied before executing the instruction in the branch destination (when a break has been set, it occurs before executing the instruction in the branch destination).
 2. Do not set the Event condition for the SLEEP instruction by the program counter (after execution of the instruction).
 3. When the Event condition is set for the 32-bit instruction by the program counter, set that condition in the upper 16 bits of the instruction.
 4. If the power-on reset and the Event condition are matched simultaneously, no condition will be satisfied.
 5. Do not set the Event condition for the DIVU or DIVS instruction by the program counter (after execution of the instruction).
 6. If a condition of which intervals are satisfied closely is set, no sequential condition will be satisfied.
 - Set the Event conditions, which are satisfied closely, by the program counter with intervals of two or more instructions.
 - After the Event condition has been matched by accessing data, set the Event condition by the program counter with intervals of 17 or more instructions.

7. If the settings of the Event condition or the sequential conditions are changed during execution of the program, execution will be suspended. (The number of clocks to be suspended during execution of the program is a maximum of about 102 bus clocks ($B\phi$). If the bus clock ($B\phi$) is 66.6 MHz, the program will be suspended for 1.53 μ s.)
8. If the settings of Event conditions or the sequential conditions are changed during execution of the program, the emulator temporarily disables all Event conditions to change the settings. During this period, no Event condition will be satisfied.
9. If the break condition before executing an instruction is set to the instruction followed by DIVU and DIVS, the factor for halting a break will be incorrect under the following condition:
If a break occurs during execution of the above DIVU and DIVS instructions, the break condition before executing an instruction, which has been set to the next instruction, may be displayed as the factor for halting a break.
10. If the break conditions before and after executing instructions are set to the same address, the factor for halting a break will be incorrectly displayed. The factor for halting a break due to the break condition after executing an instruction will be displayed even if a break is halted by the break condition before executing an instruction.
11. Do not set the break condition after executing instructions and BREAKPOINT (software break) to the same address.
12. When the emulator is being connected, the user break controller (UBC) function is not available.

2.2.2 Trace Functions

The emulator supports the trace functions listed in table 2.10.

Table 2.10 Trace Functions

Function	Internal Trace	AUD Trace
Branch trace	Supported	Supported
Memory access trace	Supported	Supported
Software trace	Not supported	Supported

Table 2.11 shows the type numbers that the AUD function can be used.

Table 2.11 Type Number and AUD Function

Type Number	AUD Function
HS0005KCU01H	Not supported
HS0005KCU02H	Supported

The internal and AUD traces are set in the [Acquisition] dialog box of the [Trace] window.

Internal Trace Function: When [I-Trace] is selected for [Trace type] on the [Trace Mode] page of the [Acquisition] dialog box, the internal trace can be used.




Figure 2.2 [Acquisition] Dialog Box – Internal Trace Function

The following three items can be selected as the internal trace from [Type] of [I-Trace mode].

Table 2.12 Information on Acquiring the Internal Trace

Item	Acquisition Information
[M-Bus & Branch]	Acquires the data and branch information on the M-bus. • Data access (read/write) • PC-relative access • Branch information
[I-Bus]	Acquires the data on the I-bus. • Data access (read/write) • Selection of the bus master on the I-bus (CPU/DMA/IV1/IV2/IV3/IV4) • Instruction fetch
[I-Bus, M-Bus & Branch]	Acquires the contents of [M-Bus & Branch] and [I-Bus].

Note: IV1, IV2, IV3, and IV4 are not selectable as the bus master of the I-bus when the device in use is an SH7268, SH7269, SH726A, or SH726B.

After selecting [Type] of [I-Trace mode], select the content to be acquired from [Acquisition]. Typical examples are described below (note that items disabled for [Acquisition] are not acquired).

- Example of acquiring branch information only:
Select [M-Bus & Branch] from [Type] and enable [Branch] on [Acquisition].
- Example of acquiring the read or write access (M-bus) only by a user program:
Select [M-Bus & Branch] from [Type] and enable [Read] and [Write] on [Acquisition].
- Example of acquiring the read access only by DMA (I-bus):
Select [I-Bus] from [Type] and enable [Read] and [DMA] on [Acquisition].

Using Event Condition restricts the condition; the following three items are set as the internal trace conditions.

Table 2.13 Trace Conditions of the Internal Trace

Item	Acquisition Information
Trace halt	Acquires the internal trace until the Event Condition is satisfied. (The trace content is displayed in the [Trace] window after a trace has been halted. No break occurs in the user program.)
Trace acquisition	Acquires only the data access where the Event Condition is satisfied.
Point-to-point	Traces the period from the satisfaction of Event Condition 5 to the satisfaction of Event Condition 4.

To restrict trace acquisition to access for only a specific address or specific function of a program, an Event Condition can be used. Typical examples are described below.

- Example of halting a trace with a write access (M-bus) to H'FFF80000 by the user program as a condition (trace halt):

Set the condition to be acquired on [I-Trace mode].

Set the following in the [Event Condition 1] or [Event Condition 2] dialog box:

Address condition: Set [Address] and H'FFF80000.

Bus state condition: Set [M-Bus] and [Write].

Action condition: Disable [Acquire Break] and set [Acquire Trace] for [Stop].

- Example of acquiring the write access (M-bus) only to H'FFF80000 by the user program (trace acquisition condition):

Select [M-Bus & Branch] from [Type] and enable [Write] on [Acquisition].

Set the following in the [Event Condition 1] or [Event Condition 2] dialog box:

Address condition: Set [Address] and H'FFF80000.

Bus state condition: Set [M-Bus] and [Write].

Action condition: Disable [Acquire Break] and set [Acquire Trace] for [Condition].

For the trace acquisition condition, the condition to be acquired by Event Condition should be acquired by [I-Trace mode].

- Example of acquiring a trace for the period while the program passes H'1000 through H'2000 (point-to-point):

Set the condition to be acquired on [I-Trace mode].

Set the address condition as H'1000 in the [Event Condition 5] dialog box.

Set the address condition as H'2000 in the [Event Condition 4] dialog box.

Set [I-Trace] as [Ch5 to Ch4 PtoP] in the [Combination action (Sequential or PtoP)] dialog box.

When point-to-point and trace acquisition condition are set simultaneously, they are ANDed.

Notes on Internal Trace:

- Timestamp

The timestamp is the clock counts of B ϕ (48-bit counter). Table 2.14 shows the timing for acquiring the timestamp.

Table 2.14 Timing for the Timestamp Acquisition

Item	Acquisition Information	Counter Value Stored in the Trace Memory
M-bus data access		Counter value when data access (read or write) has been completed
Branch		Counter value when the next bus cycle has been completed after a branch
I-bus	Fetch	Counter value when a fetch has been completed
	Data access	Counter value when data access has been completed

- Point-to-point

The trace-start condition is satisfied when the specified instruction has been fetched. Accordingly, if the trace-start condition has been set for the overrun-fetched instruction (an instruction that is not executed although it has been fetched at a branch or transition to an interrupt), tracing is started during overrun-fetching of the instruction. However, when overrun-fetching is achieved (a branch is completed), tracing is automatically suspended. If the start and end conditions are satisfied closely, trace information will not be acquired correctly.

The execution cycle of the instruction fetched before the start condition is satisfied may be traced.

When the I-bus is acquired, do not specify point-to-point.

Memory access may not be acquired by the internal trace if it occurs at several instructions immediately before satisfaction of the point-to-point end condition.

- Halting a trace

Do not set the trace end condition for the sleep instruction and the branch instruction that the delay slot becomes the sleep instruction.

- Trace acquisition condition

Do not set the trace end condition for the sleep instruction and the branch instruction according to which the delay slot becomes the sleep instruction.

When [I-Bus, M-Bus & Branch] is selected and the trace acquisition condition is set for the M-bus and I-bus with Event Condition, set the M-bus condition and the I-bus condition for [Event Condition 1] and [Event Condition 2], respectively.

In selecting the bus master on the I-bus when [I-Bus] or [I-Bus, M-Bus & Branch] has been selected, specify any of the following as the condition for the bus master: [CPU], [DMA], [IV1], [IV2], [IV3], or [IV4]. If multiple conditions are selected, accurate acquisition of the internal trace is not possible. When the Event Condition function has been used to set the program counter matching a value as a condition in the setting of conditions for trace acquisition of an internal trace, do not set an address in internal ROM or internal RAM as an address condition. When the condition set with the Event Condition function is satisfied, if a Break setting (check in the [Acquire Break] check box) and trace acquisition condition (selection for [Condition] in the [Acquire Trace] list box) have been set as operations (on the Action page), the setting for the trace acquisition condition is ignored.

If the settings of [I-Trace mode] are changed during execution of the program, execution will be suspended. (The number of clocks to be suspended during execution of the program is a maximum of about 51 cycles of the peripheral clocks (P ϕ) + 4096 cycles of the bus clocks (B ϕ). If the peripheral clock (P ϕ) is 33.3 MHz and the bus clock (B ϕ) is 66.6 MHz, the program will be suspended for 1.757 μ s.)

- Displaying a trace

If a trace is displayed during execution of the program, execution will be suspended to acquire the trace information. (The number of clocks to be suspended during execution of the program is a maximum of about 20480 cycles of the peripheral clocks (P ϕ) + 4096 bus clocks (B ϕ). If the peripheral clock (P ϕ) is 33.3 MHz and the bus clock (B ϕ) is 66.6 MHz, the program will be suspended for 676.52 μ s.)

- Branch trace

If breaks occur immediately after executing non-delayed branch and TRAPA instructions and generating a branch due to exception or interrupt, a trace for one branch will not be acquired immediately before such breaks.

However, this does not affect on generation of breaks caused by a BREAKPOINT and a break before executing instructions of Event Condition.

- Writing memory immediately before generating a break

If an instruction is executed to write memory immediately before generating a break, trace acquisition may not be performed.

AUD Trace Function: This function is operational when the AUD pin of the device is connected to the emulator. Table 2.15 shows the AUD trace acquisition mode that can be set in each trace function. Note that the SH726A does not support this function.

Table 2.15 AUD Trace Acquisition Mode

Type	Mode	Description
Continuous trace occurs	Realtime trace	When the next branch occurs while the trace information is being output, all the information may not be output. The user program can be executed in realtime, but some trace information will be lost.
	Non realtime trace	When the next branch occurs while the trace information is being output, the CPU stops operations until the information is output. The user program is not executed in realtime.
Trace buffer full	Trace continue	This function overwrites the latest trace information to store the oldest trace information.
	Trace stop	After the trace buffer becomes full, the trace information is no longer acquired. The user program is continuously executed.

To set the AUD trace acquisition mode, click the [Trace] window with the right mouse button and select [Setting] from the pop-up menu to display the [Acquisition] dialog box. The AUD trace acquisition mode can be set in the [AUD mode1] or [AUD mode2] group box in the [Trace mode] page of the [Acquisition] dialog box.




Figure 2.3 [Trace mode] Page

When the AUD trace function is used, select the [AUD function] radio button in the [Trace type] group box of the [Trace mode] page.

(a) Branch Trace Function

The branch source and destination addresses and their source lines are displayed.

Branch trace can be acquired by selecting the [Branch trace] check box in the [AUD function] group box of the [Trace mode] page.

The branch type can be selected in the [AUD Branch trace] page.




Figure 2.4 [AUD Branch trace] Page

(b) Window Trace Function

Memory access in the specified range can be acquired by trace.

Two memory ranges can be specified for channels A and B. The read, write, or read/write cycle can be selected as the bus cycle for trace acquisition.

[Setting Method]

- (i) Select the [Channel A] and [Channel B] check boxes in the [AUD function] group box of the [Trace mode] page. Each channel will become valid.
- (ii) Open the [Window trace] page and specify the bus cycle, memory range, bus type, and I-Bus type to be acquired (only when I-Bus is selected) that are to be set for each channel.




Figure 2.5 [Window trace] Page

Note: When [M-Bus] or [I-Bus] is selected, the following bus cycles will be traced.

- M-Bus: A bus cycle generated by the CPU is acquired. A bus cycle is also acquired when the cache has been hit.
- I-Bus: A bus cycle generated by the CPU or DMA is acquired. A bus cycle is not acquired when the cache has been hit.

(b) Software Trace Function

Note: This function can be supported with SHC/C++ compiler (manufactured by Renesas; including OEM and bundle products) V7.0 or later.

When a specific instruction is executed, the PC value at execution and the contents of one general register are acquired by trace. Describe the Trace(x) function (x is a variable name) to be compiled and linked beforehand. For details, refer to the SHC manual.

When the load module is downloaded on the target system and is executed while a software trace function is valid, the PC value that has executed the Trace(x) function, the general register value for x, and the source lines are displayed.

To activate the software trace function, select the [Software trace] check box in the [AUD function] group box of the [Trace mode] page.

Notes on AUD Trace:

1. When the trace display is performed during user program execution, the mnemonics, operands, or source is not displayed.
2. The AUD trace function outputs the differences between newly output branch source addresses and previously output branch source addresses. The window trace function outputs the differences between newly output addresses and previously output addresses. If the previous branch source address is the same as the upper 16 bits, the lower 16 bits are output. If it matches the upper 24 bits, the lower 8 bits are output. If it matches the upper 28 bits, the lower 4 bits are output.

The emulator regenerates the 32-bit address from these differences and displays it in the [Trace] window. If the emulator cannot display the 32-bit address, it displays the difference from the previously displayed 32-bit address.

3. If the 32-bit address cannot be displayed, the source line is not displayed.
4. If a completion-type exception occurs during exception branch acquisition, the next address to the address in which an exception occurs is acquired.
5. The AUD trace is disabled while the profiling function is used.

6. For the SH7262 and SH7264, set the AUD clock (AUDCK) to a frequency no higher than 40 MHz. Also, for the SH7266, SH7267, SH7268, SH7269, and SH726B, set the AUD clock (AUDCK) to a frequency no higher than 50 MHz. If the frequency is higher than 40 MHz, the emulator will not operate normally.
7. If breaks occur immediately after executing non-delayed branch and TRAPA instructions and generating a branch due to exception or interrupt, a trace for one branch will not be acquired immediately before such breaks. However, this does not affect on generation of breaks caused by a BREAKPOINT and a break before executing instructions of Event Condition.
8. For the result by software trace, a value in the [Data] item is not correct (that value is correct for window trace).

2.2.3 Note on Using the JTAG (H-UDI) Clock (TCK)

1. Set the JTAG clock (TCK) frequency to lower than the frequency of the peripheral clock.
2. The initial value of the JTAG clock (TCK) is as follows.
SH7262, SH7264, SH7266, or SH7267 group: TCK = 5.00 MHz
SH7268, SH7269, SH726A, or SH726B group: TCK = 10.00 MHz
3. The value of the JTAG clock (TCK) is initialized when [Reset CPU] or [Reset Go] is executed.

2.2.4 Notes on Setting the [Breakpoint] Dialog Box

1. When an odd address is set, the next lowest even address is used.
2. A BREAKPOINT is accomplished by replacing instructions of the specified address.
It cannot be set to the following addresses:
 - An area other than CS and the internal RAM
 - An instruction in which Break Condition 2 is satisfied
 - A slot instruction of a delayed branch instruction
3. During step operation, specifying BREAKPOINTS and Event Condition breaks are disabled.
4. When execution resumes from the address where a BREAKPOINT is specified and a break occurs before Event Condition execution, single-step operation is performed at the address before execution resumes. Therefore, realtime operation cannot be performed.
5. When a BREAKPOINT is set to the slot instruction of a delayed branch instruction, the PC value becomes an illegal value. Accordingly, do not set a BREAKPOINT to the slot instruction of a delayed branch instruction.

2.2.5 Notes on Setting the [Event Condition] Dialog Box and the BREAKCONDITION_SET Command

1. When [Go to cursor], [Step In], [Step Over], or [Step Out] is selected, the settings of Event Condition 3 are disabled.
2. When an Event Condition is satisfied, emulation may stop after two or more instructions have been executed.

2.2.6 Performance Measurement Function

The emulator supports the performance measurement function.

1. Setting the performance measurement conditions

To set the performance measurement conditions, use the [Performance Analysis] dialog box and the PERFORMANCE_SET command. When any line in the [Performance Analysis] window is clicked with the right mouse button, a popup menu is displayed and the [Performance Analysis] dialog box can be displayed by selecting [Setting].

Note: For the command line syntax, refer to the online help.

- (a) Specifying the measurement start/end conditions

The measurement start/end conditions are specified by using Event Condition 1,2. The [Ch1,2,3] list box of the [Combination action (Sequential or PtoP)] dialog box can be used.

Table 2.16 Measurement Period

Classification	Item	Description
Selection in the [Ch1, 2, 3] list box	Ch2 to Ch1 PA	The period from the satisfaction of the condition set in Event Condition 2 (start condition) to the satisfaction of the condition set in Event Condition 1 (end condition) is set as the performance measurement period.
	Ch1 to Ch2 PA	The period from the satisfaction of the condition set in Event Condition 1 (start condition) to the satisfaction of the condition set in Event Condition 2 (end condition) is set as the performance measurement period.
	Other than above	The period from the start of execution of the user program to the occurrence of a break is measured.




Figure 2.6 [Performance Analysis] Dialog Box

For measurement tolerance,

- The measured value includes tolerance.
- Tolerance will be generated before or after a break.

Note: When [Ch2 to Ch1 PA] or [Ch1 to Ch2 PA] is selected, to execute the user program, specify conditions set in Event Condition 2 and Event Condition 1 and one or more items for performance measurement.

(b) Measurement item

Items are measured with [Channel 1 to 4] in the [Performance Analysis] dialog box. Maximum four conditions can be specified at the same time.

Table 2.17 Measurement Item

Selected Name	Option
Disabled	None
Elapsed time	AC (The number of execution cycles (I ϕ).)
Branch instruction counts	BT
Number of execution instructions	I
Number of execution 32bit-instructions	I32
Exception/interrupt counts	EA
Interrupt counts	INT
Data cache-miss counts	DC
Instruction cache-miss counts	IC
All area access counts	ARN
All area instruction access counts	ARIN
All area data access counts	ARND
Cacheable area access counts	CDN (data access)
Cacheable area instruction access counts	CIN
Non cacheable area data access counts	NCN
URAM area access counts	UN
URAM area instruction access counts	UIN
URAM area data access counts	UDN
Internal I/O area data access counts	IODN
Internal ROM area access counts	RN
Internal ROM area instruction access counts	RIN
Internal ROM area data access counts	RDN
All area access cycle	ARC
All area instruction access cycle	ARIC
All area data access cycle	ARDC
All area access stall	ARS
All area instruction access stall	ARIS
All area data access stall	ARDS

Note: Selected names are displayed for CONDITION in the [Performance Analysis] window.
Options are parameters for <mode> of the PERFORMANCE_SET command.

Notes: 1. In the non-realtime trace mode of the AUD trace, normal counting cannot be performed because the generation state of the stall or the execution cycle is changed.

2. If the internal ROM is not installed on the product, do not set the measurement item for the internal ROM area.

3. Even if EA (number of exceptions/interrupts) has been selected as the measurement condition, exception trap instructions that are generated by the TRAPA instruction are not counted.

2. Displaying the measured result

The measured result is displayed in the [Performance Analysis] window or the PERFORMANCE_ANALYSIS command with hexadecimal (32 bits).

Note: If a performance counter overflows as a result of measurement, “*****” will be displayed.

3. Initializing the measured result

To initialize the measured result, select [Initialize] from the popup menu in the [Performance Analysis] window or specify INIT with the PERFORMANCE_ANALYSIS command.

2.2.7 Skipping Display of the [Select Emulator mode] Dialog Box

If the [Do not show this dialog box again] check box is selected, the [Select Emulator mode] dialog box will not be displayed after the next and subsequent connections.

When display of the [Select Emulator mode] dialog box is again required, connect the emulator, open the [Select Emulator mode] dialog box by selecting the [Setup] -> [Emulator] -> [Setting up the Emulator...] items from the menu bar, and deselect the [Do not show this dialog box again] check box.

SuperH™ Family E10A-USB Emulator
Additional Document for User's Manual
Supplementary Information on Using the SH7264, SH7262,
SH7266, SH7267, SH7268, SH7269, SH726A, and SH726B

Publication Date: Rev. 5.00, Aug 09, 2012
Rev. 6.00, Apr 24, 2013

Published by: Renesas Electronics Corporation



SALES OFFICES

Renesas Electronics Corporation

<http://www.renesas.com>

Refer to "http://www.renesas.com/" for the latest and detailed information.

Renesas Electronics America Inc.

2890 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A.
Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited

1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada
Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: +44-1628-651-700, Fax: +44-1628-651-804

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany
Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.

7th Floor, Quantum Plaza, No.27 Zhichunlu Haidian District, Beijing 100083, P.R.China
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.

Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China
Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

Renesas Electronics Hong Kong Limited

Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2886-9318, Fax: +852 2886-9022/9044

Renesas Electronics Taiwan Co., Ltd.

13F, No. 363, Fu Shing North Road, Taipei, Taiwan
Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd.

80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre Singapore 339949
Tel: +65-6213-0200, Fax: +65-6213-0300

Renesas Electronics Malaysia Sdn.Bhd.

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jin Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd.

11F., Samik Laviel' or Bldg. 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea
Tel: +82-2-558-3737, Fax: +82-2-558-5141

SuperH™ Family E10A-USB Emulator
Additional Document for User's Manual
Supplementary Information on
Using the SH7264, SH7262, SH7266, SH7267,
SH7268, SH7269, SH726A, and SH726B