



# cameleon

FPGA smart camera

Developer Guide v1.2



#### 1. Introduction

Cameleon is an innovative USB camera based on FPGA system-on-chip (SOC) technology. The camera with a powerful HSDK (hardware-software development kit) opens ways for rapid customization and integration of various digital systems into camera itself. The camera is a readymade solution, but still open for a user to add his own features if he wishes so.

The true power of FPGA (Field Programmable Gate Array) over the sequential microprocessor is a pipelined parallel data processing. Parallelism reduces system clock and power consumption considerably while boosting processing power. With the latest set of tools from Xilinx (System Generator and Accel DSP) you can rapidly develop DSP algorithms even in MathWorks Matlab.

The current integrated image processing is focused on laser line detection (laser triangulation). The image processing is used to reduce required bus bandwidth which enables usage of multiple cameras on the same bus.

Key camera features:

- Industrial vision proven CMOS sensor
- Up to 4 sensors per one camera perfectly synchronized
- Can capture video or processed information (profiles)
- Since the image processing is integrated inside the camera the host computer processor is free for other tasks
- Low cost Xilinx Spartan FPGA
- 64MB (optional 128MB) in-camera buffer
- Up to 127 cameras can be connected to a single USB port (but sharing the bandwidth!)
- Multiple cameras can be synchronized to an external trigger or to a master camera (strobe)
- Firmware (soft-hw and sw) can be upgraded in a minute
- Full source code of the complete system simplifies integration and enables user to customize the camera to his needs or to train FPGA SOC designing (research and development)

The camera is sold in two basic configurations: MONO (single sensor) or STEREO (dual sensors). You can upgrade your camera any time by purchasing additional sensor head.

The stereo version is NOT a TRADITIONAL STEREO VISION CAMERA since it does not output disparity maps! User can add image processing core to add this functionality. The Cameleon Stereo can only output 2 video streams or processed profiles.

Note: Source code licence is only valid for usage in Optomotive products. Unauthorised usage of custom cores and supplied software in other commercial products is a violation of licence agreement and intellectual property (IP) rights. For usage in other products a commercial IP licences should be obtained. Contact Optomotive for more information (info@optomotive.si).



# <u>cameleon</u>

### 2. Building blocks

The camera is composed of a 3 basic parts:

- FPGA System on a module
- Base sensor board
- Head sensor board

All of the vital system components are assembled on a module. This includes power supply, FPGA, DDR SDRAM, USB controller and SPI Flash (Figure 1). The module is USB powered with triple DC-DC converters for maximal power efficiency (SMPS - Switching Mode Power Supply in Figure 1). The core is a Spartan FPGA with DDR SDRAM. The DDR has 16-bit (optional 32-bit) wide data bus running at 100 MHz offering 400 (optional 800) MB/s peak bandwidth. The gateway to the PC is a well proven Cypress CY7C68013A (also known as FX2) USB microcontroller which offers up to 36 MB/s of bandwidth from FPGA to PC in bulk mode. The link between FPGA and FX2 is 8-bit wide and runs at 48 MHz. The FX2 is also connected to FPGA through I<sup>2</sup>C which is used as a command interface. The board also includes non-volatile SPI FLASH memory. The SPI bus is shared by FPGA and FX2 which is necessary to enable USB firmware upgrade and FPGA booting. The system board is connected to the base board through two board-to-board connectors.



Figure 1: Camera structure block scheme

Optomotive, mehatronika d.o.o., V Murglah 229, SI-1000 Ljubljana, Slovenia +386 1 4292914 | info@optomotive.si | www.optomotive.si



#### 3. Pre-requisites

Before starting with the camera software modification you need:

- Cameleon camera
- USB cable
- Installation software (downloaded from <u>www.optomotive.si</u>)
- For camera firmware development:
  - o Xilinx JTAG Download/Debug cable (Platform Cable USB II recommended)
  - o Xilinx ISE 10.1.03 or higher
  - o Xilinx EDK 10.1.03 or higher
  - Xilinx SDK 10.1.03 or higher
- Recommended also Xilinx Chipscope Pro 10.1 or higher
- Microsoft MS Visual C++ 2008 Express Edition or higher for API DLL development (free download from <u>www.microsoft.com/express/</u>)
- Qt SDK by Nokia v2009.02 or higher for QtCamera development (free download from <u>www.qtsoftware.com</u>)

The camera is based on a Trenz Electronic TEO300 Industrial Micromodule. Before proceeding we recommend to read the module User Manual (http://www.trenz-electronic.de/products/fpgaboards/trenz-electronic/industrial-micromodules.html). It contains important information about connection the module to debug cable, manual SPI FLASH programming and DIP switches information. The DIP switches can help you to restore the system if FLASH or EEPROM contain no valid booting data.

#### 4. EDK project (Embedded System on Chip)

The EDK project is located in #distibution#\ EDK\#project\_name\_version#.

To open the project and invoke Xilinx Platform Studio (XPS) you have to double click on the "system.xmp" in project folder in Windows Explorer.



■     Control (API (API)     PPREAAE_FW     File Folder     778/2009 933 PM       ■     Doc     SDK_projects     File Folder     778/2009 933 PM       ■     Dac     TestApp_IMemory     File Folder     778/2009 930 PM       ■     Didagram     TestApp_IMemory     File Folder     778/2009 10:01 AM       ■     Didagram     Time Folder     778/2009 10:01 AM       ■     <	Camalago VI 1	pcores		File Folder	7/28/2009 9:40 PM
SDC_projects     File Folder     778/2009 9:31 PM       B     SDC_projects     File Folder     778/2009 9:30 PM       B     SDC_projects     File Folder     778/2009 9:30 PM       B     SDC_projects     File Folder     778/2009 9:30 PM       Chapscope     TestApp_Perpheral     File Folder     778/2009 9:30 PM       B     drivers     Bile folder     778/2009 9:30 PM		PREPARE FW		File Folder	7/28/2009 9:33 PM
Dock     File Folder     778/2009 9:31 PM       ■ Dock     aps     synthesis     File Folder     778/2009 9:31 PM       ■ Dock     aps     synthesis     File Folder     778/2009 9:31 PM       ■ Dock     aps     synthesis     File Folder     778/2009 9:30 PM       ■ Dock     aps     synthesis     File Folder     778/2009 9:30 PM       ■ Dockope     778/2009 9:30 PM     File Folder     778/2009 9:30 PM       ■ Dockope     778/2009 9:30 PM     File Folder     778/2009 9:30 PM       ■ Oblog     TestApp_Perperlarl     File Folder     778/2009 9:30 PM       ■ Oblog     aps     synthisbak     21 KB     BAK File     21/3/2009 2:42 FM       ■ Oblog     aps     system.bab     21 KB     BAK File     21/3/2009 0:30 FM       ■ Oblog     aps     system.bab     34 KB     BS File     21/3/2009 0:44 AM       ■ Oblog     aps     aps     aps     719/2009 1:0:44 AM     719/2009 1:0:44 AM       ■ Dockog     aps     aps     aps     aps     719/2009 1:0:42 AM <td< td=""><td></td><td>SDK projects</td><td></td><td>File Folder</td><td>7/28/2009 9:31 PM</td></td<>		SDK projects		File Folder	7/28/2009 9:31 PM
■ DBAE_00.8.0.1     ■ pase_0.8.0.1     ■ pase 0.1.1     ■ pase_0.8.0.1     ■ pase_0.8.0.1     ■ pase_0.8.0.1     ■ pase_0.8.0.1     ■ pase_0.1.1     ■ pasetings     ■ pase_0.1.1     ■		asw		File Folder	7/28/2009 9:31 PM
Bit		Synthesis		File Folder	7/28/2009 9:31 PM
model     model <t< td=""><td></td><td>test hw</td><td></td><td>File Folder</td><td>7/28/2009 9:30 PM</td></t<>		test hw		File Folder	7/28/2009 9:30 PM
□	C ymear	TestApp Memory		File Folder	7/28/2009 9:30 PM
Onlog of information     District value 0_ order     File Folder     778/2009 9:30 PM       □ data     □ system.mins.bak.     21 KB     BAK File     2/3/2009 9:30 PM       □ data     □ system.mins.bak.     1 KB     BAK File     2/3/2009 9:30 PM       □ bid     □ system.bab     21 KB     BAK File     2/3/2009 9:30 PM       □ bid     □ system.bab     729 KB     BIT File     6/2/2009 1:35 PM       □ bid     □ system.bab     3 KB     658 File     3/2/2009 9:30 PM       □ microblaze_0     □ system.bab     3 KB     658 File     3/2/2009 9:30 PM       □ poores     □ logs     2 KB     658 File     3/2/2009 9:30 PM       □ poores     □ logs     2 KB     658 File     3/1/2009 9:32 PM       □ poores     □ logs     2 KB     File     7/1/2009 1:0:44 AM       □ poores     □ logs     2 KB     File     7/1/2009 1:0:44 AM       □ poores     □ logs     2 KB     MAKE File     8/1/2009 7:35 PM       □ poores     □ logs     1 KB     KS File     7/1/2009 1:0:44 AM       □ poor	Dikdiagram	TestApp Peripheral		File Folder	7/28/2009 9:30 PM
Chooce   Bystem mits bak.   21 KB   BAK File   331/12009 2:46 PM     B   drivers   Bystem mits bak.   21 KB   BAK File   21/12009 2:46 PM     B   drivers   Box mit.in.bak.   1 KB   BAK File   21/12009 2:46 PM     B   drivers   Box mit.in.bak.   729 KB   BIT File   6/2/2009 1:36 PM     B   hdi   System.bit   729 KB   BST File   3/10/2009 9:22 PM     B   implementation   System.bit   3KB   BSF File   3/10/2009 9:22 PM     B   implementation   System.bit   Configuration Settings   3/11/2009 1:04 FAM     B   porces   Stormologe   0.0KB   File   3/11/2009 1:04 FAM     B   porces   Stormologe   0.0KB   File   3/11/2009 1:04 FAM     B   jostem.storm   1 KB   LSO File   7/19/2009 1:04 FAM     B   jostem.storm   1 KB   LSO File   7/19/2009 1:04 FAM     B   jostem.storm   1 KB   LSO File   7/19/2009 1:04 FAM     B   jostem.storm   1 KB   LSO File   7/19/2009 1:04 FAM	Chipscope	🚞 xinx auto 0 xdb		File Folder	7/28/2009 9:30 PM
B   Odvers   B   Configuration back   1 KB   B KF File   C/12/209 1:36 PM     C   Configuration back   729 KB   BIT File   C/2/209 1:36 PM     B   Indi   System.bbt   729 KB   BIT File   C/2/209 1:36 PM     B   Indi   System.bbt   729 KB   BIT File   C/2/209 1:36 PM     B   Indication   System.bbt   729 KB   BIT File   C/2/209 1:36 PM     B   Indication   System.bbt   StB   Design/Center Previn   7/19/2009 1:0:4 AM     B   Incrobiaze_0   Bit Sie Configuration Setting   2/13/2009 6:0:4 PM   7/19/2009 1:0:4 AM     B   SDK_projets   Configuration Setting   2/13/2009 6:0:4 PM   7/19/2009 1:0:4 AM     B   SDK_projets   Configuration Setting   2/13/2009 6:0:4 PM   7/19/2009 1:0:4 AM     B   SDK_projets   Configuration Setting   2/13/2009 6:0:4 PM   7/19/2009 1:0:4 AM     B   SDK_projets   Configuration Setting   2/19/2009 7:5 PM   7/19/2009 1:0:4 AM     B   SDK_projets   SDK_projets   SKB   MAKE File   6/1/2009 7:55 PM     B <td>data</td> <td>system.mhs.bak</td> <td>21 KB</td> <td>BAK File</td> <td>3/31/2009 2:46 PM</td>	data	system.mhs.bak	21 KB	BAK File	3/31/2009 2:46 PM
■ 0.003   ■ 0.003		🖽 xmd.ini.bak	1 KB	BAK File	2/13/2009 2:24 PM
B     Dd     THe     66/2009 135 PM       B     THPACT     B     System.bit     729 KB     BT File     56/2009 135 PM       B     TMPACT     B     System.bit     729 KB     BT File     56/2009 135 PM       B     TMPACT     B     System.bit     729 KB     BT File     51/10/2008 932 PM       B     Tmpdhemrition     B     Structure     Configuration Setting     21/3/2009 640 PM       B     Tmoroblaze_0     B     DesignCenter Previn	Call and a strain and a strain	download.bit	729 KB	BIT File	6/2/2009 1:36 PM
■   mg/mglementation   mg/mglementat	E Co bal	system.bit	729 KB	BIT File	6/2/2009 1:36 PM
B   implementation     B   proces     B   proces  <		system.bsb	3 KB	BSB File	3/10/2008 9:22 PM
B   microblaze_0   bigs   5 KB   DesignCenter Previ   77(19/2009 10-54 AM     B   microblaze_0   bigs   2 KB   File   71(19/2009 10-54 AM     B   pores   bigs   2 KB   File   71(19/2009 10-54 AM     B   SDK_projets   bigs   2 KB   File   71(19/2009 10-54 AM     B   SDK_projets   bigs   0 KB   71(19/2009 10-54 AM   71(19/2009 10-54 AM     B   SDK_projets   bigs/semmake   1 KB   LSO File   71(19/2009 10-54 AM     B   SSK_metadata   bigs/semmake   1 KB   LSO File   71(19/2009 10-54 AM     B   SSK_metadata   bigs/semmake   1 KB   MAKE File   6(1/2009 7:53 PM     B   pystem_ind_make   1 KB   MAKE File   6(1/2009 7:53 PM   9) platysen.obt   1 KB   MAKE File   7(19/2009 7:53 PM     B   system_ind_make   1 KB   MAKE File   7(19/2009 7:53 PM   9) platysen.obt   1 KB   MAKE File   7(19/2009 7:53 PM     B   system_ind_make   1 KB   MAKE File   7(19/2009 7:53 PM   9) platysen.obt   7 KB   7	milect  m	(w) xmd.ini	1 KB	Configuration Settings	2/13/2009 6:40 PM
Billing     2 KB     File     7/19/2009 10:44 AM       Billing     2 KB     File     7/19/2009 10:44 AM       Billing     0 Cameloa     7/19/2009 10:44 AM     7/19/2009 10:44 AM       Billing     0 cameloa     7/19/2009 10:44 AM     7/19/2009 10:44 AM       Billing     0 cameloa     7/19/2009 10:44 AM     7/19/2009 10:44 AM       Billing     0 cameloa     7/19/2009 10:44 AM     7/19/2009 10:44 AM       Billing     0 cameloa     7/19/2009 10:44 AM     7/19/2009 10:44 AM       Billing     0 pystem.mink     2 KB     MAKE File     8/1/2009 7:35 PM       Billing     0 pystem.mink     2 KB     MHE     7/19/2009 10:44 AM       Billing     0 pystem.mink     2 KB     MHE     7/19/2009 7:35 PM       Billing     0 pystem.mink     2 KB     MHE     7/19/2009 7:35 PM       Billing     0 pystem.mink     2 KB	E C microblaze 0	chipscope ila 0.cdc	5 KB	DesignCenter Previ	7/19/2009 10:45 AM
■ DPDARE_FW     ■ mixedog     0 KB     File     371/02008 9:22 H M       ■ DSDL_projects     ■ bt_add_ffo_ffo_g     1 KB     LSO File     771/9/2009 10:42 AM       ■ DSDL_projects     ■ bt_affo_ffo_genera     1 KB     LSO File     771/9/2009 10:42 AM       ■ Debug     ■ bt_affo_ffo_genera     1 KB     LSO File     771/9/2009 10:42 AM       ■ Debug     ■ system.make     1 KB     MAKE File     871/2009 7:53 PM       ■ Debug     ■ system.make     1 KB     MAKE File     871/2009 7:53 PM       ■ microblaze_0_sw.platform     ■ system.make     1 KB     MAKE File     771/9/2009 10:41 AM       ■ system.make     1 KB     MAKE File     771/9/2009 17:37 PM     91 platgen.opt     1 KB     MAKE File     771/9/2009 17:37 PM       ■ Distribution     ■ system.make     1 KB     MAKE File     771/9/2009 17:37 PM       ■ Distribution     ■ system.make     1 KB     MAKE File     771/9/2009 17:37 PM       ■ Distribution     ■ system.make     1 KB     MAKE File     771/9/2009 7:37 PM       ■ Distribution     ■ System.opt     1 KB     Nocume		🖬 logs	2 KB	File	7/19/2009 10:44 AM
■ 50k_projects     ■ 1 kB LSO Fie     7/19/2009 10:44 AM       ■ 3.5K_projects     ■ 1 kB LSO Fie     7/19/2009 10:42 AM       ■ 3.5K_projects     ■ 1 kB LSO Fie     7/19/2009 10:42 AM       ■ 3.5K_projects     ■ 1 kB LSO Fie     7/19/2009 10:42 AM       ■ 3.5K_projects     ■ 1 kB LSO Fie     7/19/2009 10:42 AM       ■ 3.5K_projects     ■ system.male     1 2.1 kB     8/12009 7:53 FM       ■ 3.5K_projects     ■ system.male     1 2.1 kB     8/12009 7:53 FM       ■ 3.5K_projects     ■ system.male     1 2.1 kB     8/12009 7:53 FM       ■ 3.5K_projects     ■ system.male     2 1.8 kB     MAE File     9/1/12009 7:53 FM       ■ 3.5K_projects     ■ system.male     2 1.8 kB     MAE File     9/1/12009 7:35 FM       ■ 3.5K_projects     ■ jabgen.opt     1 KB     Cocument     1/1/12009 7:35 FM       ■ 1 bitink.log     7 KB     Text bocument     7/1/19/2009 7:35 FM     1/1/19/2009 7:35 FM       ■ 1 bitink.log     7 KB     Text bocument     7/1/19/2009 7:35 FM     1/1/19/2009 7:35 FM       ■ 1 bitink.log     7 KB     Text bocument     7/1/19/2009 7:35 FM     1/1/19/2009 7:		wizlog	0 KB	File	3/10/2008 9:21 PM
		tx addr fifo fifo g	1 KB	LSO File	7/19/2009 10:44 AM
Canneleon Geneteon	E C SDK metadata	tx_fifo_fifo_genera	1 KB	LSO File	7/19/2009 10:42 AM
		國 system.make	12 KB	MAKE File	8/1/2009 7:53 PM
Bebug System.mis S SK KBS File 7/1/2009 11:59 PM System.mis SK KBS File 7/1/2009 11:59 PM System.mis Sk BSS File 7/1/2009 11:59 PM System.mis Sk S		🗟 system_incl.make	13 KB	MAKE File	8/1/2009 7:53 PM
Implementation     If yetsem.mss     3 KB     MSS File     7/11/2009 11:59 FM       IF     Implementation     If yetsem.mss     3 KB     MSS File     7/11/2009 11:59 FM       IF     Implementation     If yetsem.mss     3 KB     MSS File     7/11/2009 11:59 FM       IF     Implementation     If yetsem.mss     3 KB     MSS File     7/11/2009 7:35 FM       IF     Implementation     Implementation     Implementation     5 KB     Text Document     8/1/2009 7:35 FM       IF     Implementation     Implementation     Implementation     3 KB     Text Document     8/1/2009 7:35 FM       IF     Implementation     Implementation     Implementation     3 KB     Text Document     7/19/2009 7:35 FM       IF     Implementation     Implementation     Implementation     Implementation     1/19/2009 7:35 FM       IF     Implementation     Implementation     Implementation     7/19/2009 7:37 FM       IF     Implementation     Implementation     Implementation     7/19/2009 7:37 FM       IF     Implementation     Implementation     Implem	🕀 🔂 Debug	system.mhs	21 KB	MHS File	7/19/2009 10:41 AM
B infordbaze_0_sw_platform B is yw Synthesis	implementation	🕑 system.mss	3 KB	MSS File	7/11/2009 11:59 PM
B → W	T D microblaze 0 sw platform	platgen.opt	1 KB	OPT File	7/19/2009 7:37 PM
B     synthesis     Improxibatch.log     5 KB     Text Document     61/2009 7:58 PM       C text_hyw     B bitmin.log     7 KB     Text Document     71/9/2009 7:58 PM       B     TextApp_Memory     B bitmin.log     7 KB     Text Document     71/19/2009 7:58 PM       B     TextApp_Peripheral     B corepan.log     1 KB     Text Document     71/19/2009 7:58 PM       B     TextApp_Peripheral     B corepan.log     1 KB     Text Document     71/19/2009 7:58 PM       B     Stric_sato_0_xxdb     B libgen.log     1 KB     Text Document     71/19/2009 7:58 PM       B     Occomenta     9 labgen.log     1 KB     Text Document     71/19/2009 7:59 PM       B     Occomenta     9 labgen.log     51 KB     Text Document     71/19/2009 7:59 PM       B     D USB_driver     9 system.log     507 KB     Text Document     71/19/2009 7:59 PM       B     USB_driver     9 system.log     507 KB     Text Document     71/19/2009 7:59 PM       B     USB_wUTool     S system.rumor     3 KB     Xiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiii		xinx_auto_0.restore	40 KB	RESTORE File	11/9/2008 5:37 PM
btst_hw	synthesis	_impactbatch.log	5 KB	Text Document	8/1/2009 7:58 PM
B     TestApp_Memory          ● dodc_generator_0.log     3 KB     Test Document     7/19/2009 7/35 P4 M       B     TestApp_Memory          ● coregen-log     1 KB     TestApp_Deripheral          № coregen-log     1 KB     TestApp_Memory          № 0 coregen-log     1 KB     TestApp_Memory          № 0 coregen-log     1 KB     Test Document     7/19/2009 7/35 P4 M          № 0 coregen-log     1 KB     Test Document     7/19/2009 7/35 P4 M          № 0 platgen-log          9 KB          ™ coregen-log     1 KB          № Test Document     7/19/2009 7/35 P4 M          № 0 platgen-log          50 KB          ™ coregen-log          № 0 coregen-log          50 KB          ™ coregen-log          № 0 coregen-log          9 KB          № moregen-log          7 KB          № 1/19/2009 7/35 P4 M          № 0 coregen-log          9 KB          № coregen-log          № 0 coregen-log          9 KB          № moregen-log          9 KB          № coregen-log          7/19/2009 7/55 P4 M          № 0 coregen-log          7/19/2009 7/55 P4 M          № 0	test hw	bitinit.log	7 KB	Text Document	8/1/2009 7:58 PM
B TestApp Peripheral B TestApp Perip	E C Testann Memory	clock_generator_0.log	3 KB	Text Document	7/19/2009 7:35 PM
₩ (a) xinx_asto_0_xdb           ₩ (b) ben hog           Ψ (b) ten hog           Φ (b) ten hog           Φ (b) ten hog           Φ (b) ten hog         Φ (b) ten hog           Φ (b) ten hog           Φ (b) ten hog           Φ (b) ten hog           Φ (b) ten hog           Φ (b) ten hog         Φ (b) ten hog           Φ (b) ten hog         Φ	Testann Perinheral	coregen.log	1 KB	Text Document	7/19/2009 10:44 AM
CCamera Comera Come	🗉 🦳 xinx auto 0 xdb	💓 libgen.log	49 KB	Text Document	7/19/2009 11:30 AM
≧ Ready2use           È yestem.log           507 KB Text Document           7/19/2009 755 BH             Ü USB. driver           2010/2004/158 HM           69 KB Xilinx TBE Project           7/19/2009 755 BH             Ü USB. driver           2010/2004/158 HM           9/8 Xilinx TBE Project           7/19/2009 9:02 HM             Ü USB. driver           9/9/2004/158 HM           3/8 Xilinx TBETrom Studi           7/19/2009 9:02 HM	🗉 🦳 OtCamera	platgen.log	51 KB	Text Document	7/19/2009 7:37 PM
□ USB_driver     69 KB     Xilinx ISE Project     7/19/2009 10:44 AM       □	Ready2use	🔌 system.log	507 KB	Text Document	7/19/2009 7:58 PM
🗉 🦳 USBFWUTool SKB Xilinx Platform Studi 7/19/2009 9:02 AM	🔁 USB driver	xinx_auto_onse	69 KB	Xilinx ISE Project	7/19/2009 10:44 AM
	🗉 🦳 USBFWUTool	system.xmp	3 KB	Xilinx Platform Studi	7/19/2009 9:02 AM

Figure 2: Opening the EDK project

The **system.xmp** file is an entry point to any EDK project. It contains information about target FPGA, custom peripheral depository location and other files location etc. THIS FILE SHOULD NOT BE MODIFIED BY HAND UNLESS YOU KNOW WHAT YOU ARE DOING! To manage hardware project use the Xilinx Platform Studio (XMP) instead. The hardware project is defined by **system.mhs** (hardware composition) and **system.ucf** (system signals to external FPGA pinout mapping). The system.mhs can be edited using the XPS GUI or manually (experienced users). The system.ucf can only be edited by hand. To edit files by hand simply double click on the filename in the Project options tab Project.





Figure 3: Project in XPS environment

#### 4.1. Hardware system description

The hardware system is basically an embedded system with a Xilinx MicroBlaze 32-bit soft microprocessor (Figure 4). The MicroBlaze is used to initialize and setup the system. The horsepower for high bandwidth data streaming is a Multiport Memory Controller (MPMC). Using a custom built DMA engine (XPS\_NPI\_DMA) it can stream data from multiple imaging sensors to external RAM through a MPMC Native Port Interface (NPI). XPS\_NPI\_DMA can do also simultaneous data reading to transfer data to USB port at the same time.

This custom built DMA can also rotate (transpose) the images before processing; for example 3D processing on 90 degrees rotated image. This way we get 752 instead of 480 3D points at WVGA sensor (57 % more 3D points). Since we get 6 10-bit pixels (64-bit bus) at one transaction the DMA\_FIFOS takes care for proper image line de-multiplexing. The image processing core XPS\_PEAK processes the image line coming from DMA\_FIFOS and outputs 32-bit 3D point per one image line. The processed data is buffered inside DDR SDRAM and send to USB through XPS\_FX2.

If the rotation and 3D processing is not needed (BASE\_clean project) the then XPS\_NPI\_DMA is connected directly to XPS\_FX2. But this way only 32-bit DMA implementation is possible. When transferring raw image to USB port the data is transferred directly from DMA engine to XPS\_FX2. The XPS\_I2C\_SLAVE is used to send commands from the PC to the MicroBlaze - low speed communication through I2C.



The XPS\_MCH\_IIC peripheral is used to communicate with imaging sensors. It has the ability to send commands to multiple sensors at the same time (different cable lengths are also supported by using independent sync clock).

The XPS\_STEPPER core is used in conjunction with stepper motor driver and takes care for image synchronous motor rotation. The integrated motor driver core simplifies the system integration. The XPS\_STEPPER core unfortunately does not support acceleration and deceleration. Standard EDK cores are used to communicate with RS232 (XPS\_UARTLITE), SPI FLASH (XPS\_SPI)...



Figure 4: Fully featured FPGA system-on-chip architecture

For documentation on specific core (including Optomotive custom cores) right click on the core in XPS in the System Assembly or in the IP Catalog window. Then select View PDF Datasheet if available.





	Audiesses	
Name	Bus Name	10
microblaze_0		
dlmb		4
ilmb		
mb_plb		4
dlmb_cntlr		
ilmb_cntlr		4
DDR_SDRAM		
+ Imb_bram		-
★ capture_dma_mux_0		1
debug_module		4
i regist_0		
xps_fx2_0		
€ LED	Configure IP	
⊕ xps_i2c_slave_0	View MPD	4
.xps_image_capture_0	VIEW IVIP D	3
xps_image_capture_1	View PDF Datasheet	1
xps_image_capture_2	Browse HDL Sources	1
⊕ xps_intc_0		4
xps_mch_iic_0	Driver: xps_fx2_v1_00_a	4
xps_npi_dma_0	Dilation	1
SPI_FLASH	Delete Instance	4
		× -
.xps_timer_0	Make This IP Local	

Figure 5: Opening core datasheet

### 5. SDK project (Embedded System Software)

To open the Cameleon SDK project click on the "Launch Platform Studio SDK" icon in Xilinx Platform Studio.



Figure 6: Opening the SDK project

In XPS from version 11.x and later make sure you select »Include bitstream and BMM file« and then press »Export and Launch SDK« button. If you have modified hardware and SDK is already opened press »Export Only« button.



SDK	This dialog allows you to export hardware information to be used in Xilinx Software I	e platform Development Kit
🔽 Include	bitstream and BMM file	
(XPS will re and it may	generate bitstream if necessary, take some time to finish.)	
Directory lo	cation for hardware description files	

Figure 7: Opening the using Export to SDK

To program the camera with hardware and software bitstream click on the »Program FPGA« button in SDK.

A ANALY AND A ANALY AND A ANALY AND A ANALY AND A			
C/C++ - main.c - Xilinx Plat orm Stur o	5 SDK - 1: /Projekti/Cameleon/Distribution/Cameleon_V1.1/EDK/BASL_V0.8.0.1/system.xmp		
File Edit Reflector Nevigate Search Tool L	Mina Tools Device Configuration Run Window Help		
🖂 • 🖂 🖾 📓 📓 🔮 📘	v 🗷 🖸 👩 + 🕹 + 🖉 + 🥵 + 🕼 + 🚱 + 🚱 + 🖉 + 🤪 + 🤤 + 😓 - 🗤 -		
目 参Datug 国c/C++			
C/C++ Projects 23	🗆 findes 🔄 uties 🔄 attemptiese 🔄 spe_poi_dmach 🔄 spe_poi_dma.e 🔄 m194034.e 🔹 man.e 🗙 "1 👘 🗆	o 🗶 🏁 🗖 🗇 🗇	😹 XMD Consols 🗵 😽 😽
0.0018.85	22// 10000000		Milina Bicroprocessor Debug (OBD -
E) ( carrieleon ( microbiaze_0_sw_platform )	23//	R TO V O	Miling KDE 10.1.03 Build EDE E_S
IE 🔷 Electrics	2417 27 444	Internete	copyright (c) 1998-2007 Miling,
🖲 📴 Debug		e menu	Overriding ID level properties :
🕑 🖻 control_fifo.h		- 0 Teb	Address Map for Processor alerch
(*- h) datatype.h	27		5_dails (1117000080-000000000)
(£ ma_func.h	18 //Set version		(000000000-0x00007fff) 11ab_c
🐨 🖞 lunch	29 cam.version.Xajor = 0;		(Szle000000-0slettett) DDR_SD
e interupts.h	30 cam.version.Xinor = 6;		(0s1s00000-0s16ffffff) DDR_2D
(e - [n] m(9v03+.h	11 can.version.Release = D;		(6x81400000-0x8140ffff) LED
t h sensors.h	<pre>32 cam.version.Build = 1;</pre>		(BREISBOCDO-ONSIGOTICI) RDS_IN
i≆ in utis.h	33		(drs3400000-038340ffff) SPI_AL
(+ LC control_fro.c	34 Xintlé character, fife trig, fife mosk;		(020300000-03330077777 205_01
IE- [g] dma_runc.c	35 Xint8 char8, timeout;		(0x84400000-0x84401111) dahar
te le funció	36 Xuint32 i, rx addr;		(0xc1600000-0xc160ffff) xps ia
(F. TC meunitierc	37 Xuint32 counter=0;		(0xcl620000-0xcl62ffff) mps 1a
e c manic	26 Xuint6 kr		(0xc1800000-0xc100ffff) sps pe
E [c] m(9v039.c			(ExclaSODD-OxelaOttet) sps_mp
+ C sensoric	40 xil printf/~)r)aEntering main Cameleon %d.%d.%d.%d\r\n\r\n\r\n", gam.version.Mator, gam		(0xcls20000-0xcls2ffff) xps_st
The figure of the second			11110000000000000000000000000000000000
Cameleon.id	12 YORIG WSerbergPer(TPSD LTD BSSF1000 1, 1).		(0xc7200000-0xc720ffff) xps_fx
Comeleon.id.bak	10 And the Database (Ar Ar and Database, 1, 1),		(0xcd60000-0xdc60ffff) sps_md
- ex camereon_prem.ki	an comproprior only		
company_ord/0.00%			
PHILIN FUTC/C/DBK	+3 Dieepiiner, DaseAddress-AFAK AFS linak U DASXADDR;		

Figure 8: Downloading the hardware and software application to the camera

When using Xilinx SDK v 11.x it is necessary to rebuild software project after major hardware modifications or moving/copying project to another folder.

Follow this procedure to accomplish this:

- Close SDK
- Delete SDK\SDK\_Export\hw (do not delete SDK\SDK\_Export\sw since it contains custom drivers)
- Delete SDK\SDK\_Workspace\.metadata
- Delete SDK\SDK\_Workspace\microblaze\_0\_sw\_platform
- Click »Export HW design to FPGA« in XPS
- In SDK Menu->File->New->Software Platform...
- Project name »microblaze\_0\_sw\_platform« and press finish
- Import project »cameleon« to workspace: Menu->File->Import
- Click »Existing SDK project into Workspace«



The other solution is to use external custom cores directory (pcores and drivers).

When using external repository make sure that »Software Repositories« search path is set properly prior re-compiling project. Select menu Tools->Software Repositories. At »Software Repositories« window select proper User-Defined Software Repositories by clicking Edit. Select one directory up (directory EDK) from MyProcessorIPLib which is the actual repository for drivers.



Figure 9: Setting SDK repository search path

We have noticed also one bug which occurs during download »Program FPGA« in SDK. Choose again proper system.bit, system\_bd.bmm and ELF in »Program FPGA« dialog window.

Program	FPGA			
Program tl	ne FPGA connect	ted to the JTAG	cable interface.	40-4
Bit and Br	ım Files			
Bit File:	D:/Projekti/Wir	ncor/EDK/WNT	_v1.1/SDK/SDK_Export/hw/system	n.bit Browse.
Bmm File:	D./Projekti/Wir		vil 1/SDK/SDK Export/hw/ourter	hd hmm Browre
	D./ Projekti/ Wil		_vi.i/ 3DK/ 3DK_Export/ nw/ system	-bd.billin blowse.
pecify the E Processor	LF file to be initi	alized to each j	processor's BRAM memory:	bd.bhimbdwse.
pecify the E Processor microblaze	LF file to be initi	alized to each j pe icroblaze	processor's BRAM memory: Initialization ELF BootLoop	
pecify the E Processor microblaze	LF file to be initi	alized to each j pe icroblaze	Dirocessor's BRAM memory: Initialization ELF BootLoop SDK Workspace/cameleon/I Browse	_bdubhini bowses

Figure 10: »Program FPGA« dialog window

Press »Save and program«.

If nothing happens for 1 minute than kill the process »javaw.exe« in Windows Task Manager.



Try to rerun »Export HW design to FPGA« in XPS and »Program FPGA« again. If it still does not work either reset the computer and try again or download bistream using XPS.

The other option which usually works is to download bistream using XPS. Click on »Download Bitstram to FPGA« botton in XPS.



Figure 11: Downloading merged bitstream using XPS

Just make sure that »Project:cameleon« is marked to initalize BRAM (right click on Software project). This way XPS takes SDK generated executable (Microblaze software - .ELF) merges it with hardware bitstream and downloads to FPGA.

#### 5.1. Embedded software description

The SDK project "Can	neleon" (#project#\SDK\SDK_Workspace\cameleon) is divided in the
following files:	
cameleon.ld	linker script for mapping software to DDR SDRAM
cameleon_bram.ld	linker script for mapping software to internal Block RAM
main.c	source file of main routine
control_fifo.h	header for control FIFO which is used to buffer global commands
control_fifo.c	source for control FIFO which is used to buffer global commands
datatype.h	header for global structure definition OMCAM (all global variables)
dma_func.h	header for DMA functions
dma_func.c	source for DMA functions
func.h	header for commonly used functions
func.c	source for commonly used functions
interrupts.h	header for interrupt routines
interrupts.c	source for interrupt routines
sensors.h	header for common sensor functions



sensor.c	source for common sensor functions
utils.h	header for utils (mainly timer functions)
utils.c	source for utils (mainly timer functions)
mtXXXXX.h	header for sensor type specific sensor functions (XXXX is a sensor type)
mtXXXXX.c	source for sensor type specific sensor functions (XXXX is a sensor type)
The system operation is	as following:

- Initialize the system in the following order:
  - o Detect and initialize the imaging sensors
  - o Initialize the OMCAM structure
  - o Initialize the image storage buffers
  - o Initialize the interrupts
- Wait for command to be input to Control\_FIFO either from UART terminal or i2c\_slave\_int\_handler(). The XPS\_I2C\_SLAVE triggers interrupt when 12 bytes are received from FX2 USB microcontroller. When the command is executed, the Microblaze sends trigger to FX2 USB microcontroller by writing to MB2FX2\_REG1.
- Execute received instruction (usually begin image transmission)

Upon image transmission instruction RunPixels() and StartTransfer() function are called. The RunPixels() initializes transmission by clearing memory buffers and setting proper transmission mode. Immediately by calling StartTransfer() the data from imaging sensor is transmitted to internal memory using DMA. The image transmission to internal memory is fully automatic circular buffer. The captureN\_int\_handler() interrupt routines are triggered after each frame. They are used to notify software to increment FIFO\_head (pointer to currently transmitted frame) and FIFO\_count (number of bytes left in the buffer).



Figure 12: Camera software operation block scheme



The main() routine loop constantly checks the image FIFO and FX2 buffer status and sends data via DMA (pixels\_from\_ram() routine) to the FX2 if the TX\_BUFFER is empty enough to accept another packet.

If the flag DropFrames=1 then the main loop also throttles the transmission by decimating the frames before reach number of they the DMA by settina XPS\_IMAGE\_CAPTURE\_SetFrameDec(). This prevents memory overflow if the USB cannot transmit all the received frames. With timer and increment value the user can control the amount of image buffering and therefore a delay between image capture and sending to USB: if ((2500000 < SysTimer\_GetValue()) && (cam.prop.Mode < 2)) //50ms loop ul6 increment=10;

### 6. Firmware creation

#### 6.1. For systems executing code from FPGA's block RAM (BRAM)

The Microblaze system has the fastest access to BRAM for code execution. Unfortunatelly this is limited to 32kB. No caching is necessary for this option.

- 1. Compile you SW project using a linker script that maps all code to BRAM (usually included in SDK project).
- 2. Mark the project to initialize BRAM to be loaded on power-up.
- 3. Download the bitstream to FPGA (»Program FPGA«) to generate merged bistream to verify the result.
- 4. Use \PREPARE\_FWU\build\_bram\_SDK.bat script to generate FIRMWARE.FWU
- 5. Disconnect JTAG before upgrade!
- 6. Upload the FIRMWARE.FWU via USB using the USBFirmwareUpgradeTool.

#### **6.2.** For systems executing code from DDR SDRAM using bootloader

The Microblaze system can also use DDR SDRAM for code execution. The only limitation in this case is FLASH size (4MB). Caching is almost necessary for this option for performance issues. But you need a bootloader to transfer code from FLASH to DDR SDRAM and boot from there. This procedure has been fully automated using the provided tools.

1. Compile you SW project using a linker script that maps all code to DDR (SDK right click "Generate linker script"). Remember that Stack and Heap size should be more than 0x800, otherwise the system migh not work properly.

2. Mark the »bootloader« project to initialize BRAM to be loaded on power-up

3. Download the bitstream to FPGA to generate merged bistream.

4. Use \PREPARE\_FWU\copyandbuild\_boot.bat script to download everything to FLASH using JTAG cable or use the generated FIRMWARE.FWU to upload the via USB using the USBFirmwareUpgradeTool.



The copyandbuild\_boot.bat script copies .bit and .elf file and calls the build\_boot.bat. The .bit file includes bitstream and bootloader executable, while the .elf is a SDRAM executable. The build\_boot.bat accepts both files and SDRAM booting address (usually base address of SDRAM controller). The script calls several programs in /bin directory and Xilinx installation directory and does the following steps:

- change the bitstream to MCS
- remove the vectors table from the executable and save as binary
- save vectors table to binary files
- insert header to executable binary using custom program prepare\_bootdata.exe
- convert all flash files to MCS and combine in single file
- build flash binary and pack FWU
- burns flash through JTAG at the end if JTAG connection to FPGA is available.

At booting the FPGA is loaded with bitstream which contains bootloader application. The processor bootloader reads first the header from the FLASH at specified address. In header there are processor interrupt vectors, number of bytes to read, checksum and booting address. Then it copies all executable data from FLASH to SDRAM and verifies checksum. After success new vectors are written to BRAM and application boots from SDRAM.



### 7. Connectors

The camera base board has 3 connectors besides mini USB and JTAG connector on TEO300 FPGA board:

- P1 2 x 20 pin1.27 mm header for additional sensor head connection
- P2 2 x 17 pin 2.54 mm header for connection of add-on boards
- P3 5 pin 2.54 mm free pads for industrial USB cable connection (BEFORE ATTACHING EXTERNAL USB CABLE READ CAREFULLY SECTION 0)

ALL I/O PINS ARE 3.3V LVTLL AND ARE NOT TOLERANT!

Output I/O pins on P1 and ALL I/O pins on P2 are  $100\Omega$  serially terminated to reduce noise.



Figure 13: Camera baseboard connectors



#### 7.1. P1 pinout

The connector P1 is used to connect 40-pin ribbon cable for an additional sensor head. It contains dual power (5V and 3.3V), 20 I/Os and multiple ground signals for improved noise immunity. The pin HEAD\_RESET\_N is currently held static (= 3.3V).

Pin	Name	FPGA Name		FPGA	Pin
		pin		pin	
1	HEAD_RESET_N	B14	HEAD_DOUT5	E13	2
3	GND	/	HEAD_DOUT6	D13	4
5	GND	/	HEAD_DOUT7	E12	6
7	GND	/	HEAD_DOUT8	F12	8
9	GND	/	HEAD_DOUT9	A12	10
11	GND	/	HEAD_LINE_VALID	B11	12
13	GND	/	HEAD_FRAME_VALID	F11	14
15	GND	/	HEAD_DOUT0	D11	16
17	GND	/	HEAD_STLN_OUT	A14	18
19	GND	/	HEAD_EXPOSURE	A11	20
21	GND	/	HEAD_SCLK	E11	22
23	GND	/	HEAD_STFRM_OUT	F9	24
25	GND	/	HEAD_SDATA	E9	26
27	GND	/	HEAD_SYCLK	E10	28
29	GND	/	HEAD_PIXCLK	D10	30
31	GND	/	HEAD_DOUT1	F8	32
33	GND	/	HEAD_DOUT2	E6	34
35	GND	/	HEAD_DOUT4	D7	36
37	GND	/	HEAD_DOUT3	F7	38
39	+5V	/	+3.3V	/	40

Table 1: Connector P1 pinout



#### **7.2. P2 pinout**

The connector P2 is used to connect additional external peripherals (triggers, UART, stepper driver, video DAC, PS2...). It contains dual power (5V and 3.3V), 28 I/Os and multiple ground signals. In the table the pin names in brackets are default pin designations.

Pin	Name	FPGA pin	Name	FPGA pin	Pin
1	+5V	/	+3.3V	/	2
3	GND	/	GND	/	4
5	EXPO (UART RX)	R5	EXP1 (UART TX)	T5	6
7	EXP2 (TRIG_IN)	P6	EXP3 (TRIG_OUT)	R6	8
9	EXP4 (STEPR_DIR)	U4	EXP5 (STEPR_ACK)	V7	10
11	EXP6	V5	EXP7 (STEPR_EN_N)	U5	12
13	EXP8 (STEPR_MS1)	N7	EXP9 (STEPR_MSO)	U6	14
15	EXP10 (STEPR_RST_N)	R8	EXP11 (STEPR_STEP)	T8	16
17	EXP12 (DAC_SDATA)	P8	EXP13 (STEPR_HOME)	V9	18
19	GND	/	GND	/	20
21	EXP14 (DAC_SCLK)	N8	EXP15 (STEPR_END)	R11	22
23	EXP16	P10	EXP17	R9	24
25	EXP18	P12	EXP19	N12	26
27	EXP20	V12	EXP21	V13	28
29	EXP22	T12	EXP23	R12	30
31	EXP24 (1ST_FRAMEO)	R14	EXP25 (FRM_VALIDO)	P13	32
33	EXP26 (TEST_TRIG)	R13	EXP27 (MB_INT)	U13	34

Table 2: Connector P2 pinout

For UART debug the best option is to use FTDI TTL-232R-3V3 USB to RS232 cable. Connect it to P2 following this pinout:

FTDI cable	Camera P2
Yellow	pin6 - EXP1 (UART TX)
Orange	pin5 - EXPO (UART RX)

The UART cable GND is better to leave unconnected to prevent ground loops if using the cable and camera on the same computer.







Figure 14: FTDI TTL-232R-3V3 UART cable.

#### 7.3. P3 pinout and connection

The P3 connector is used to connect USB data lines to the USB microcontroller on the TE0300 micromodule. BE CAREFUL WHEN CONNECTING CABLES TO THIS CONNECTOR! REVERSING POWER POLARITY OR OVER VOLTAGE WILL CAUSE A PREMATURE DEATH OF THE CAMERA!

Table 3: Connector P3 pinout.

Pin	Name	Standard USB cable colours
1	+5V (4-6V)	Red
2	USB Data-	White
3	USB Data+	Green
4	GND	Black
5	CHASIS GND	SHIELD

Header connector P3 is a 5-pin 2.54 mm (100 mil) pitch connector compatible with the following industrial USB connectors:

 Bulgin Mini USB Buccaneer PXO443 (IP68 B type Mini USB, front panel mounted, 5 way crimp connector at rear)







Figure 15: Bulgin PXO443 (front panel connector).

• Bulgin Mini USB Buccaneer PXO446 - recommended (IP68 B type Mini USB, rear panel mounted, 5 way header connector at rear)



Figure 16: Bulgin PXO446 (rear panel connector).

Before connecting the USB to P3 the PCB modifications should be made according to following table and the two figures as a reference. ONLY SKILLED WORKERS SHOULD DO THE SOLDERING! TOO LONG SOLDERING OR TOO HOT TIP MAY DAMAGE THE PCB. TO REMOVE THE SHORT CIRCUIT WE RECOMMEND USING DESOLDERING WICK (BRAID). Be careful to look at the pictures for correct board revision!



Table 4: PCB modifications for using P3 connector.

Pin	Mini USB	P3 used
R3	open	short
R4	short	open
R5	open	short
R6	open	short



Figure 17: PCB modification top (board revision 1).







Figure 18: PCB modification bottom (board revision 1).



Figure 19: PCB modification only on bottom (board revision 1.2).

### 8. Revision history

Rev	Date	Author	Description
1.0	15.5.2009	AG	created
1.1	27.4.2010	AG	Added images for board revision 1.2
1.2	3.8.2010	AG	Updated to Xilinx tools v12 and added
			system description