


ATX 7002

User manual

**Revision 2.10
May 2008**



1 TABLE OF CONTENTS

1	General information	2
1.1	Theory of operation	2
1.2	Implemented test methods	3
1.3	ATX Menu	4
1.4	Program mode	4
2	Module descriptions	5
2.1	DSP module	5
2.2	Digital I/O module (DIO)	6
2.3	High Speed digital I/O module (HSDIO or MFDIO)	10
2.4	Signal DAC module (AWG18)	11
2.5	High speed signal DAC module (AWG16-100)	11
2.6	ADC module (WFD18)	12
2.7	High speed ADC module (WFD1470)	13
2.8	Dual reference DAC module (DRS)	13
2.9	Dual power DAC module (DPS)	14
3	Measurement set-up	15
3.1	Programming a measurement Setup	15
3.1.1	Defining a Stimulus signal	15
3.1.2	Using the pattern bits	20
4	Command reference	23
4.1	Overview	23
4.2	Measurement types and related commands	25
4.3	Reset values	25
4.4	General Syntax	26
5	Command descriptions	27
6	Specifications	54
6.1	DIO module, inputs, outputs	54
6.2	Specifications AWG18 module	55
6.3	Specifications AWG16-100 module	55
6.4	Specifications WFD18 module	55
6.5	Specifications WFD1470 module	56
6.6	Specifications Dual reference DAC module	56
6.7	Specifications Dual power DAC module	56

LIABILITY DISCLAIMER

The product described in this manual is warranted in accordance with the terms as set forward in applicable quotations or purchase orders. Product performance is affected by configuration, application, software control, and other factors. The suitability of this product for a specific application must be determined by the customer and is not warranted by APPLICOS.

APPLICOS shall not be liable for any special, incidental or consequential damage.

Information in this manual is intended to be accurate and reliable. However APPLICOS assumes no responsibility for any errors, which may appear in this document nor does it make any commitment to update the information contained herein.

2 General information

The ATX7002 is a modular AD- and D/A converter test system.

A powerful 32 bit floating point DSP takes care of the signal synthesis. Combined with large stimuli and capture memories, this provides a very powerful tool for analyzing high-speed converters.

Via an RS232, the ATX7002 communicates with a PC. Software on the PC gives an easy to use graphic user interface. The IEEE-488 port allows integration of the ATX7002 with other instruments.

CAPABILITIES

Equipped with the standard ATX7002 modules, the system can measure A/D and D/A converters of up to 16 bit. Higher bit counts can be tested with the special high-resolution modules. The test speed is programmable up to 1MHz. It provides Input signal, Power, and Clocks to the device under test. Pipelined operation of the DUT is handled without any problem.

2.1 Theory of operation

The ATX7002 is controlled by a PC by means of commands sent via one of the communication ports (RS232, USB, GPIB, see figure 1.1).




Figure 2-1 ATX7002 block diagram

The PC is in control during initialization and during readout of test results. The ATX7002 is in control during the measurement.

During initialization of the test, the PC sends some measurement initialization commands to the ATX7002. After this, the ATX7002 takes over control over the measurement as soon as the command "start converter test" comes from the PC.

During an A/D converter test, the ATX7002 applies voltages to the device under test, according to the contents of the stimulus memory or data processed by the DSP. The converted data is then captured by the digital IO module and stored in memory..

During a D/A converter test, digital data from the digital IO module is applied to the device under test and the analog output voltage is measured and stored in the ATX7002 ADC module..

A 16-bit user-programmable pattern generator, located in the digital IO module, generates 8 universal signals that are available for synchronization between ATX7002 and the device under test. The other 8 signals are meant for internal synchronization. .

2.2 Implemented test methods

The following test methods are implemented in the ATX7002.

Analog to digital test algorithms

A/D ramp test

The A/D ramp test applies a user-defined ramp to the converter under test. The ramp steps should be of a higher resolution than the converter under test. The resolution of the ramp steps is dependent on the chosen ATX DAC output span, and the number of steps used. To trigger the ATX DAC module, an external clock or an ATX7002 handshake or pattern bit can be used. The DUT converts each ramp step. Each digital result is stored in the capture memory. The data is captured by means of handshaking or on a user defined time. After the measurement, the contents of the capture memory can be used for offset, gain, INLE, DNLE and TUE calculations.

A/D dynamical test

A user defined dynamic signal (one or more sine waves) is stored in the stimulus generator, situated in the ATX7002 output DAC. During the measurement, the ATX DAC module applies this stimulus signal to the test board. Every sample (stimuli step) applied by the D/A converter is converted by the DUT. The digital result on the output of the DUT is stored in the capture memory.

A/D statistical test

A ramp, as used in the A/D ramp test, is applied to the converter several times. The user defines the number of times (sweeps) this ramp is applied. The converter results are stored in DIO capture memory and statistical parameters are calculated from the multiple ramp-codes. The statistical parameter consists of the number of occurrences of each code in the measurement array.

Digital to Analog Test algorithms

The following **D/A converter** test methods are implemented in the ATX7002.

D/A ramp test

Before the measurement, the user defines the start- and end-code and the total number of samples (steps) of the ramp. The ramp can then be calculated and stored in the ATX7002 DIO stimulus memory. During the measurement, the content of the stimulus memory is put via the ATX digital output to the DUT. The DUT converts the digital data to an analog ramp. During the measurement loops, the ATX ADC captures the analog ramp. To trigger the ATX ADC module an external clock or an ATX7002 handshake or pattern bit can be used. Somewhere within the sample-cycle, a programmable clock is used. With the results in the


capture memory, linearity calculations can be done to get the gain- and offset error and INLE, DNLE, TUE. With several ramps in one measurement it is possible to perform statistical parameter calculations. Note that the ADC performance is best at a 50% clock duty cycle.

D/A dynamical test

A user defined dynamic digital signal (one or more sine waves) is stored in the DIO stimulus memory. During the measurement, the ATX DIO applies this stimulus signal to the Device under test. The analog result on the output of the DUT is captured by the ATX ADC module.

2.3 ATX Menu

The ATX has a scroll and enter button to control the menu. With the scroll button, you can scroll through the available menu options. Pressing the enter button will confirm the selected menu item. The menu has the following structure:



2.4 Program mode

For a firmware update the ATX has a special program mode. In program mode the ATX doesn't accept any module and test commands. The program mode can be entered by holding the enter-button (of the controller front panel) pressed during a power-up or a reset. Reset the ATX (don't press the enter-button) to return to normal mode.

3 Module descriptions

In this section, the ATX7002 modules are described in detail.




Figure 3-1 ATX7002 frontview

The ATX7002 is a modular system. The figure below represents a possible ATX7002, configuration.

The communication connectors are situated on the DSP-controller front panel, together with a display, two buttons and 4 LED's, indicating the four ATX7002 power supply voltages.

The display gives the user information about the status of the device and shows a menu to perform some system self tests and change some system settings, without the need of a PC.

The two buttons below the display control the display menu and when pressed simultaneously for a few seconds (min. 3 sec.), function as system-reset switch.

3.1 DSP module

The DSP controller module controls the ATX7002. All commands received by the DSP via it's RS232, IEEE or USB port are interpreted and processed by this module. The control of the measurement and all calculations needed before and after a measurement are performed by the DSP module. To prevent ground loops, the communication ports are optically isolated from the ATX7002 system. The DSP controller module is constructed as sketched in figure 2-2.

The heart of the module is formed by the DSP-block, in which a Digital Signal Processor is situated for system control and fast post and pre measurement calculations. The DSP also has an address decoder, for selecting and controlling the other DSP module blocks and ATX7002 modules.

The communication interface is optically isolated from the system to prevent ground loops with other equipment (like PC or tester).

The DSP processor has three types of memory: Flash memory in which the embedded software is programmed, a 512k x32 bit RAM for storing intermediate variable and array- storage, during calculations and communication. In a serial EEPROM, some system settings, like communication settings, are stored.

From the back plane, on the most right of the figure, there are coming 4 analog signal lines. These lines are connected to a 4 channel 12 bit A/D converter, and are used for system self test purposes. Two other lines HSI and HSO, are handshake lines and are used for processor controlled handshaking. In this handshaking mode, the DSP controls the measurement -flow and -timing. An address and data bus buffer is situated between the DSP and ATX7002 back plane, to prevent digital activity during pattern generator controlled measurements.




Figure 3-1 DSP module block diagram

3.2 Digital I/O module (DIO)

The DIO module can best be described in two configurations:

1. In handshake mode configuration;
2. In pattern-bit mode configuration.

Handshake mode configuration

In the Handshake configuration, the DSP controls the measurement timing by means of the handshake lines HSO and HSI. In this mode, the update rate is limited by the DSP speed, because the whole timing is controlled by code. The pattern-bit generator is not used in this mode, and serial data transfer is limited to serial data input only.

The data stream is controlled by a data MUX. The setting of this MUX is dependent on the measurement type (input or output, serial or parallel operation), and is controlled by DIO control-registers, initiated by the DSP module.

The data I/O is divided over two transceiver sections: one section of 8 bit (the least significant byte) and a section of 12 bit. The sections are for byte-wise operations.


The HandShake Output line (HSO) is directly connected to the DIO output via a signal conditioner, buffering and possibly inverting HSO. BHSO (the HSO line before the output buffer) also increments the stimulus memory, when the DIO is output.

The handshake input lines come from the connector. The DSP counts the number of HSI events, to calculate when the measurement is ready. The block diagram shows the function of the HSI lines. In parallel data input mode, HSI2 has no function. HSI 1 clocks both input registers. HSI 1 signs to the DSP that data is valid.

In serial input mode, HSI1 and HSI2 control the 24-bit shift register. HSI2 controls the shift clock and HSI1 parallel loads the shifted result in to a register.

A mux just in front of the MSB register makes byte-wise input operation possible. Both MSByte and LSByte can be input via the lowest byte input lines. The two HSI lines are used to store the bytes in to the input register separately.

Configured as a data output, data is lead from the DSP or the stimulus memory to the DIO front connector. The two transceivers are both output enabled and set to output (byte-wise output operations are not possible in handshake mode).



Two additional registers can be found on the most right of the diagram. These registers are implemented to output static data. The output bits are not changed or read during the measurement and can only be changed or read by means of a command (SDO). The static bits are meant for initial settings on the load board (i.e. relays etc), or for reading out a status from the load board. The bits may also be used for SPI or I²C emulation.

Patternbit mode configuration

In Patternbit mode, the complete measurement flow and timing is controlled by a user programmable pattern bit generator. The DIO block diagram is now more complex, as shown if figure 2-3.




Figure 3-3 block diagram of DIO in Patternbit mode

The handshake lines as described earlier, now have a different function. HSO is now generated by the pattern bit generator, and clocks the stimulus memory in either the DAC module or the DIO. HSO is output to the user, to indicate that an output data or output voltage is going to be changed. HS11 is not connected and HS12 is a clock input and is fed directly to a clock source selector. This selector selects the clock source that is applied to the pattern bit generator.

The internal clock generators have a frequency of 40MHz (default) and an optional frequency. These can be divided to up to 4096. Hence, the Pattern generator steps through the pattern memory at a programmable step time:

$$Step\ time = Clock\ period \cdot Divid\ value = \frac{Divid\ value}{f_{clock}}$$

The pattern bit generator has 8 bits that are brought directly to the DIO connector. The highest eight bits of the pattern bit generator control the measurement flow. The other eight bits control the measurement flow:

Bit0..B7	User pattern bits, directly available on the DIO connector
Bit8	To- return address flag, signing the end of the pattern
Bit9	SER_CLK: Serial shift register clock for serial mode IO (positive edge)
Bit10	BHSI store and increment of the capture memory on DIO or ADC (positive edge)
Bit11	BHSO increments the stimulus memory counter on signal DAC or DIO (positive edge)
Bit12	Reserved (not used)
Bit13	User pattern bits-output enable, enables the output of the patternbit (low = enabled)
Bit14	HB_OE_CLK in output mode: enable the highest bits of the output, in input mode it clocks the upper bytes of the data input register, on a positive edge.
Bit15	LB_OE_CLK in output mode: enable the lowest byte of the output, in input mode it clocks the LSB data input register.

The start-address of the pattern is programmable. This is to make it possible to store several patterns in the pattern generator.

The pattern length is defined by the position of a logic high state of bit 8. The pattern length (number of pattern steps) determines the measurement update rate: The stimulus measurement data (in the DAC or in the DIO module) is updated by HSO, once in the pattern. Hence the Sample time of the measurement is.

$$Sampletime = Patternsteps \cdot patterntime = Patternsteps \cdot \frac{Dividervalue}{f_{clock}}$$

HSO also increments an on board step counter. The step counter counts the number of steps (or samples) already taken.

Depending on the number of stimulus steps to be taken (the stimulus signal length), this counter updates two loop counters. Every time the stimulus memory is looped, one of the loop counters decrements. The user can define the number of times a stimulus signal is applied before the capturing starts, these loops are called "**Settle loops**". Once these settle loops are taken the Settle loop counter has counted down to zero the Capture mode line of the back plane will be active and the capturing starts. On each HSI pulse, programmed in the pattern bits, a measurement result is captured by capture memory (on the DIO in case of A/D measurement and on ADC in case of D/A measurement). The contents of the stimulus memory are applied one or more times, depending of the **Measurement loops** setting.

When the measurement loop counter has counted down to zero, the Capture mode line will go to inactive state (negative edge) and the measurement is ready.


In the Pattern bit mode, serial input and output is possible. The measurement type determines if the DIO is in input- or in output-mode. The I/O mode determines the direction of the shift register. The shift register is controlled by the programming the pattern bits.

3.3 High Speed digital I/O module (HSDIO or MFDIO)

The High speed DIO does have 3 operation modes:

1. "Normal" mode
2. High speed output mode
3. High speed input mode

In "Normal" mode the module is fully compatible with the DIO module of the previous paragraph. In high speed output mode the module can generate patterns up to 2 Msamples of 16 bits wide. In high speed input mode the module can capture patterns up to 2 Msamples of 16 bits wide. In high speed mode (input and output) there are 8 static data output lines and 4 static data input lines available.



3.4 Signal DAC module (AWG18)

The Signal DAC module can be seen as a stand-alone waveform generator (AWG: Arbitrary Waveform Generator). The onboard stimulus generator contains an address counter and a 24bit x 512k RAM memory. This memory can be accessed by the DSP. During the measurement, BHSO, the DSP module or an external clock triggers the memory counter. After the measurement the counter can be reset by the DSP module or by an external user reset. The user reset is, as the user clock connected to a LEMO connector. When user reset is kept high, the stimulus generator holds. When user reset is released, then the stimulus memory starts running from its start address (always address 0). A high speed high resolution DAC then converts (also on HSO) the digital stimuli code to an analog signal. If needed, this signal can then be lead through one of the on board 4-th order Butterworth Low pass filters.

Two extra DAC blocks are in the module: one DAC module controls the output span of the 18 bit DA converter, the second adds an offset. An output amplifier, with high- and low- sense inputs then buffers the signal. The output can be switched in 4 ways:

- 1- output disconnected
- 2- output connected in four wire mode (to compensate for signal loss in cables)
- 3- output connected in two wire mode (sense lines are connected internally)
- 4- output connected in 50 ohms mode (50 ohms output impedance)




Figure 3-5 ATX7002 Signal dac module block diagram

3.5 High speed signal DAC module (AWG16-100)

The High speed signal DAC module can also be seen as a stand-alone waveform generator (AWG: Arbitrary Waveform Generator) for high speed signals. The onboard stimulus generator contains an address counter and a 16bit x 512k RAM memory. This memory can be accessed by the DSP. During the measurement, BHSO, the Front clock input or 2 internal clock sources can update the memory counter. The module start running when trigger is active or not connected. A high speed high resolution DAC then converts the digital stimuli code to an analog signal. If needed, this signal can then be lead through one of the on board 3-th order Butterworth low pass filters.

Two extra DAC blocks are in the module: one DAC module controls the output span of the 18 bit DA converter, the second adds a common mode offset. The output can be switched in 3 ways:

- 1- output disconnected
- 2- single ended at positive output (50 Ohm)
- 3- single ended at negative DAC output (50 Ohm)
- 4- differential (50 Ohm)




Figure 3-6 ATX7002 High speed signal dac module block diagram

3.6 ADC module (WFD18)

The ADC module (WFD: WaveForm Digitizer) has a comparable design as the signal DAC module. It contains a 24bit x 512k capture memory and address counter, which can be read and written by the DIO. During the measurement an external clock or BHSI or the DSP triggers 18 bit AD/converter. A conversion ready signal from the AD converter triggers the capture memory and counter. The user




Figure 3-7 ATX7002 ADC module block diagram

reset is similar to the reset on the signal DAC module.

The input stage is formed by a differential to single-end amplifier, This amplifier can be programmed to three different input ranges. Before conversion the signal can be lead to one of the on board 4-th order Butterworth Low pass filters.

It is possible to switch the input to a single ended input configuration. The negative differential input is then internally switched to ground. The input impedance is switchable from high impedance to 50 ohms.

3.7 High speed ADC module (WFD1470)

The ADC14-70 module is intended for high-speed waveform capturing . It contains a 16bit x 256k capture memory and address counter, which can be read and written by the Controller.




Figure 3-8 ATX7002 high speed ADC module block diagram

The External Clock and Trigger input allow the user to control the capturing of data. The External Clock is the Sample Clock while the Trigger input allows a user defined start of data capturing.

The analog input is a differential input. By switching one input to ground or to the programmable DC Offset source it becomes a single ended input with programmable DC mid level.

3.8 Dual reference DAC module (DRS)

The ATX dual reference DAC module (DRS: Dual Reference Source) contains two high precision 20-bit DA converters, that operate independently (output switches and levels are programmed for each separate channel). The output stage has an output level range of +/- 6.50 Volts. The output current is limited to +/- 10mA. Between the DAC and the output stage a low pass filter blocks out noise, extending the module settling time to 500us. The output stage can be switched from 4 wire to 2 wire output mode.




Figure 3-9 Dual reference dac module block diagram

3.9 Dual power DAC module (DPS)

The Dual power dac module (DPS: Dual Power Source) has the same design as the dual reference module. The output stage is replaced by a power amplifier. The range of the module is set to +/- 13.5V and the output current is limited to 250 mA. Again, the output stage can be set to a four and a two-wire configuration.

4 Measurement set-up

4.1 Programming a measurement Setup

4.1.1 Defining a Stimulus signal

Before defining a signal in the stimulus, the used stimulus memory size (the number of stimulus steps or samples) (SS) should be defined. The stimulus memory is situated in the ATX7002 signal DAC module and is used as stimulus generator during A/D converter tests, The digital I/O module contains a memory which is used as stimulus memory during D/A measurements.

In fact, one stimulus step is the content of one stimulus memory address, each 24 bits wide. The maximum stimulus memory size is 524288 steps.

The stimulisteps definition is done with the command:

SSn n is a decimal number between 2 and 524288
example: **SS23** defines a stimulus memory size of 23 samples.

During the measurement, the contents of the stimulus memory can be repeated (looped) several times. In figure 3-1 on the next page, the stimulus memory contains 23 data steps, the loop is drawn as a circular arrow. The number of loops can be configured by the user. Two types of loops can be configured:

- **Settle loops:** Loops, before the measurement, to let the signal settle before the measurement, this is especially used for measurement setups with filters. The capture memory is not capturing converted data. The minimum number of settle loops is 0, the max number is 255.

The settle loops definition is done with the command:

SLn n is a decimal integer between 0 and 255
example: **SL4** 4 settle loops before the measurement.

Measurement loops (ML): loops that directly follow the settle loops, The capture memory stores now every single measurement step. Like the settle loops, the maximum number of measurement loops is 255.

The measurement loops definition is done with the command:

MLn n is a decimal integer between 1 and 255
example: **ML10** The measurement takes 10 measurement loops. When each loop has 23 samples, the capture memory captures 230 values

The capture memory can capture 524288 conversion results. During A/D type measurements, the capture memory is positioned in the ATX DIO. During A/D type measurements the capture memory is situated in the ADC module. When the number of results recorded in the capture memory exceeds the memory size, the capture memory address counter stops and capturing of data will be terminated. The size of capture data can be easily calculated by multiplying the number of measurement loops with the number of stimuli steps. (ML*SS) . For MT15 the number of measurement loops can be up to 8191, see paragraph "Digital Ramp stimulus for MT15" for more information.

When the first measurement loop starts, the capture memory starts to capture data. Due to pipelining, the device adds a certain latency, which is called the device latency. The user should define this device latency. The device latency definition is done with the command:

DLn n is a decimal integer between 0 and 14
example: **DL2** The device has a pipelining of 2 cycles.

Analog Sine stimulus

When defining an analog sine stimulus, it is possible to define up to 10 different sine waves within one stimulus signal. The amplitude, phase and the number of periods within the defined stimuli size (the number of periods within one loop) should be defined for each sine wave. In addition, one common offset for all sine waves can be defined.

First, the measurement type is chosen with the MT command

MT2 Select A/D sine test.

The analog sine definition is done with the command:

ASn,[volts],[periods],[phase]

n is a decimal integer from 0 to 9. With [volts] the amplitude (top) is defined and [periods] defines the number of periods within the defined number stimuli steps and phase defines the starting angle (degrees) of the sine.

Example:

AS0,0.01,1,0 Define a sine wave, amplitude 10mV, one period starting angle 0 degrees.

An offset voltage can be defined as follows:

AOvolts the offset voltage [volts] defined here is added to all defined sine waves.

Example: AO0 The analog offset is 0 volts.

The ATXDAC utilization depends on the command **AU** (analog utilization) . When set to 1.0 the maximum resolution of the ATXDAC is used. Set to 0.9, 90% of the ATXDAC range is used.

Now, the sample-time (or Cycle time) can be defined. In handshake mode it is hard to define a cycle time, because of handshake timing uncertainty. In patternbit mode TC can be calculated using the formula:

$$TC = Patternbitsteps \cdot Steptime = Patternbitsteps \cdot \frac{Dividervalue}{f_{clock}}$$

Where "Pattern bit steps" equals the number of steps of the pattern programmed in the pattern bit generator;

Step time equals the time taken for each pattern bit step. This step time is set by choosing the pattern bit clock source and divider value (refer to the PBC command for more information)

The sine frequency can be calculated with this formula:

$$f_n = \frac{periods}{SS \times TC}$$

Where SS is the number of stimulus steps and TC is the cycle time (in seconds)

After defining the measurement type, number of stimuli steps, the analog sine(s), the offset voltage and de ATXDAC utilization, The ATX DSP controller module should calculate the stimuli values and store it to the stimulus memory. This is done with the command:

SF Calculate stimulus data and fill the stimulus memory. **The calculation is dependent on the defined measurement type.**

In figure 3-3 the sampled sinewave as defined in the examples above :(stimuli steps 23, 10 mV Sinewave amplitude, 0 volts offset, 1 period, 0 degrees phase) is projected. :




Figure 4-1 Example of a sampled sinewave

Digital Sine stimulus

The digital sine stimulus has the same definition protocol as described at the Analog sine stimulus. The measurement type is chosen with the MT command.

MT12 Select D/A sine test.

Now, the DIO outputs the contents (up to 20 bits) of the DIO stimulus memory. The ATX ADC should be set in a correct range with the command RAn command. The only commands that differs from the analog sine definition are the ones defining the sine wave(s) and offset.

The digital sine definition is done with the command:

DSn,[hex amplitude],[periods],[phase]

n is a decimal integer from 0 to 9. The first sine should always be defined in sine 0, if not, all following sines are neglected. With [hex amplitude] the amplitude is defined, in hexadecimal notation, [periods] defines the number of periods within the defined number stimuli steps and [phase] defines the sine starting angle.

example: **DS0,100,1,0** Defines a sinewave, amplitude 100hex , one period, phase=0.

The offset, on which the sine(s) are added, should always be larger than the maximum amplitude of the defined sines. After reset, the standard digital offset is set to 80000 hex. Hence when the digital offset is 80000H, the maximum sine amplitude is 7FFFF hex, since the DIO I/O bus is 20 bits wide. When another offset is used, the maximum sine amplitude decreases.

The digital offset can be defined as follows:

DOhex The digital offset of [hex] defined here, is added to all defined sinewaves.

Example: DO110 The digital offset is 110 hex.

Figure 2-5 shows the output on the ATX digital output during the first two measurement loops, when a digital sine is defined as described in the examples above.




Figure 4-2 Example of a digital sinewave

Analog Ramp stimulus

An other way of testing an A to D converter is to apply a high-resolution ramp voltage to the converter under test. (A/D ramp test) From the converted data, the converter linearity can be calculated. The measurement type is chosen with the MT command

MT1 Select A/D ramp test

Applying multiple ramps makes it possible to get statistical and noise figures. The maximum resolution of the ramp applied is equal to the sweep voltage (start voltage AN - end voltage AX) of the ramp divided by 262144 (the number of converter steps).

When not using the program ATVIEW, care should be taken defining the number of stimuli steps, to get a proportional ramp. For a Ramp the MAXIMAL number of stimuli steps = 262144.

$$\begin{aligned} \text{Stimulisteps}(SS) &= \text{Number of DUT steps} \bullet \text{number of samples per DUT step} = \\ &= 2^{DB} \bullet \text{samplesteps} \end{aligned}$$

During the measurement, the ramp is applied several times to the device under test, dependent on the setting of the number of settle loops and measurement loops. Because of the relative high step between the end of the ramp and the start of the next ramp, it may be necessary to wait a few sample-times before the next ramp starts, to let the ATX DAC output voltage and the test setup settle to the new voltage. The numbers of the so-called settle conversions can be set with the commands SC. This command adds a number of steps to the stimulus memory, containing the start voltage of the ramp:

Example:

SC3 adds three settle conversion at the start of each measurement loop.

In the figure below, a total of three settle conversions are added to the stimuli steps.




Figure 4-3 Ramp with 3 settle conversions included

The command "AN" sets the start voltage of the ramp, "AX" sets the end voltage of the ramp.

example: a 10 bit converter is to be measured. The zero scale voltage is 0 volt, the full scale voltage is 3.5 Volts. Each converter step must be sampled with 8 times the DUT resolution

AN0 Sets the ramp start voltage to 0 Volts.
 AX3.5 Sets the ramp end voltage to 3.5 Volts.

$$SS = 2^{10} \cdot \text{times resolution} = 1024 \cdot 8 = 8192$$

After defining the measurement type, stimuli steps ramp start and end voltages, the ramp is calculated and stored in the stimulus memory with the "stimuli fill" (SF) command.

Digital Ramp stimulus

The digital ramp is defined the same way as done with the analog ramp. Now, the digital output buffers output the ramp signal in digital form. The measurement type is chosen with the MT command:

MT11 Select D/A ramp test.

The number of stimuli steps (SS) is calculated with the formula:

$$SS = |Startvalue - Stopvalue| + 1$$

The 16 bit start and stop values of the ramp can be defined with the commands DN and DX:

DN0000 Define digital start value to 0000 hex

DX0E00 Define digital end value to E00 hex.

The number of stimuli steps should be given in decimal, and is in this example $3584 + 1 = 3585$ steps: SS3585.

Digital Ramp stimulus for MT15

For MT11 each DUT converter step is converted once for each ramp. Each measurement loop (ML) will repeat a complete ramp with a maximum of 255 or till the capture memory is full.

With MT15 each converter step can be converted many times. The number of conversions per converter step can be defined with the command ML (measurement loops), with a maximum of 8191. If the results don't fit into the capture memory, the total test is will be split into cycles. Between the cycles, the results are read from capture memory (ADC memory) and stored into memory of the controller. Each cycle will consist of a complete ramp and the stimulus signal will not be updated between the cycles. The results of each DUT converter step will be averaged. Optionally the outliers per converter step can be removed, see command OL.

Example:
DB14 (14 bit DUT)
SS16384
DN0
DX3FFF
SC0
ML64

The maximum number of measurement loops per cycle is:

capt. mem./(SS+SC)
512k/16k = 32

So the total test takes 2 equal cycles. Each cycle consists of 1 ramp with 32 conversions per dut converter step. If the number of measurement loops is e.g. 61 (prime number), this test should take 61 cycles! So avoid using prime numbers for the number of measurement loops.

After defining the measurement type, The number of stimuli steps, and start and end values, the ramp is calculated and stored in the stimulus memory with the "stimuli fill" (SF) command.

4.1.2 Using the pattern bits


In Pattern bit mode, the timing of the measurement is dependent on the pattern bit generator. In this section, an example is given on how to program a pattern in the pattern memory of the generator.

Example case:

An A/D converter of 10 bits is to be tested. The converter has an update rate of 100kHz. A conversion is started with a sample line, which is high active, the result is output from the device if a read line is low. The device has 10 data lines (Not a byte-wise data flow)

The pattern bit clock is set so that one pattern step takes 1 us (to minimize the number of pattern bit steps in this example for optimized timing it is better to use a higher clock rate).

The desired timing can now be sketched:



The programming of the patternbit generator clock is done with the commands PBC. To get a 1 us step time, the internal 40MHz clock is used, and divided by a factor 40: send the command **PBC1,40** to program the pattern generator clock source.

The pattern bits now can be edited.

The pattern bit edit mode is entered by sending the command **PBE**. The edit mode stops when the ATX7002 receives character **E**

Now we're in the Edit mode

We start programming bit 11, BHSO, in the sketch we see that BHSO is low for the first 12 steps and high for 1 step:

- send the command **B11** to select bit 11
- send command **L12** , for programming the first 12 steps low
- send command **H1**, for programming one step high

Next we program bit 0: user pattern bit 1. This bit clocks the device under test 11. In the sketch patternbit1 is first 4 steps high, and 9 steps low:

- send the command **B0** to select bit 0
- send command **H4** , for programming the first 4 steps High
- send command **L9**, for programming the following 9 steps Low

Next we program bit 1: user pattern bit 2. This bit is connected to the read pin of the device under test In the sketch patternbit2 is first 9 steps high, then 2 steps low, then 2 steps high:

- send the command **B1** to select bit 1
- send command **H9** , for programming the first 9 steps High

- send command **L2**, for programming the following 2 steps Low
- send command **H2**, for programming the last two steps High

Next we program bit 14 (HB_OE CLOCK), this bit clocks the digital result in the DIO input register. In the sketch, this bit is high on the 11-th step: The bit can be programmed in the same way as described above. The commands entered may be separated by semicolons:

B14;L10;H1;L2

LB_OE CLOCK (bit 15) has the same timing and can be programmed the same way:

B15;L10;H1;L2

BHSI, the bit that clocks the captured data in the capture memory is bit 10. This bit is high during the twelfth step:

B15;L11;H1;L1

BHSO, (Bit 11) is the bit that clocks the next stimulus data and updates the ATX DAC. This bit is high during the last step NOTE THAT BHSO MAY NOT BE HIGH AT THE SAME TIME AS BHSI!

B11;L12;H1

The return flag, signing the last pattern bit step, is high only during the last step. This bit is bit 8:

B8;L12;H1

Finally, bit 10, that enables the user pattern bits should be low the whole pattern sequence.

B13;L13

We leave the pattern bit edit mode by sending:

E

For a more detailed description of the pattern bits please refer to section 2.2 describing the DIO and the pattern bit generator. For more information on programming the pattern bits, please refer to the command description describing the PBE command.

5 Command reference

5.1 Overview

The ATX7002 may be programmed by means of commands that are passed through one of the communication links (RS232, USB or IEEE-488). The following commands are available:

General command information		Page
Measurement types and related commands		
Reset values		
General syntax		
Command description	Syntax	Page
Abort current action	ESC-C	24
Set Analog full scale	AF	27
Set Device Analog Gain	AG	27
Set Analog input Offset voltage	AI	27
Set Analog ramp minimum	AN	28
Set Analog Offset for sine waves	AO	28
Set Analog Sine	AS	28
Set Analog Utilization factor	AU	29
Set Analog ramp maximum	AX	29
Set Analog Zero scale	AZ	29
Card select	C	29
Set RS232 baud rate	CBAUD	30
Connect Card	CC	32
High speed DIO Clock Calibration Delay values	CCLKD	31
High speed DIO Clock Delay values	CLKD	31
Calibrate Digital Output levels	CDIOV	27
Set module Gain Calibration	CGAIN	32
Set Module ID in module	CID	32
Set IEEE Address	CIEEE	33
Set module Offset Calibration	COFFSET	33
Module configuration in controller	CMOD	33
CRC check	CRC	34
Select module Clock source	CS	34
Store module calibration values	CSTORE	34
Set module output voltage/read module input voltage	CV	34
Set number of Device Bits	DB	35
Disable Error Messages	DEM	35
Set Mode of HSDIO/MFDIO	DIOM	35
Set Digital Output level	DIOV	35
Set clock Divider	DIV	35
Set Device Latency	DL	36
Set Digital ramp Minimum	DN	36
Set Digital sine Offset	DO	36
Set Digital Sine	DS	36
Set device type	DT	37
Set Digital ramp Maximum	DX	37
Set FS-mode	FS	37
Set gain and connection mode of S2D+GA Module	GA	38
Set test-board Offset-Gain	GO	38
Set Handshake mode	HM	38

Identification string	ID	38
Set Io Mode	IM	39
Command description	Syntax	Page
Read and write digital IO port	IO	43
Read/write handshake lines	IOHS	43
Calculated measurement parameters	M	44
Set Measurement Loops	ML	44
Lock/Unlock Module	MLOCK	45
Set Module Data edit Address	MMA	45
Module Memory data Dump	MMD	45
Module Memory data Load	MML	45
Module Memory single data Read	MMR	45
Set module memory return address	MMSMMS	46
Module Memory single data Write	MMW	46
Set Measurement Type	MT	46
Execute measurement	MX	46
Outliers	OL	47
Output measurement results	OM[B]	47
Pattern Bit generator start Address	PBA	47
Pattern Bit Clock source and divider	PBC	47
Pattern Bit Edit mode	PBE	48
Pattern Bit Return Address	PBR	49
Production mode	PMODE	49
Range	RA	50
Set attenuation and connection mode of S2D+GA module	S2D	50
Set number of Settle Conversions	SC	50
Read Static Input Data	SDI	50
Read or write Static Output Data	SDO	50
Fill Stimuli Memory	SF	51
Set Settle loops	SL	51
Stimuli Steps	SS	51
Set number of sweeps	SW	52
Set DAC or ADC cycle-time	TC	52
Set timeout time	TO	52
Set trigger mode	TRG	52
Set settle time	TS	53
Perform self-test	TST	53
Wait	WAIT	53

5.2 Measurement types and related commands

MT1 A/D ramp test
SS, ML, SL, TC, TO, DB, DL, DT, AO, AN, AX, AZ, AF, AG, AI, GO, SC,CS,IM,HM

MT2 A/D sine (dynamical) test
SS, ML, SL, TC, DB, DL, DT, AO, AS, AZ, AF, AG, AI, GO,AU,CS,IM,HM

MT3 A/D user defined pattern measurement

MT4 A/D Statistical and Noise Test
SW, SS, TC, TO, DB, DL, DT, AO, AN, AX, AZ, AF, AG, AI, GO, SC,CS,IM,HM

MT11 D/A ramp (linearity) test
SS, ML, SL, TC, TO, RA, DB, AZ, DN, DX, AF, DL, ST, SC,IM,HM

MT12 D/A sine (dynamic) test
SS, ML, SL, TC, RA, DB, DS, DO, AZ, AF, DL, ST,IM,HM

MT13 D/A user defined pattern measurement

Overall measurement settings:

Fill/update stimulus memory: SF
Pattern bits: PBC, PBA, PBR
Reference/Power voltages: CV

5.3 Reset values

The following table gives the default values for commands after reset.

AF	5 Volt	DB	8	MT	1
AN	0 Volt	DL	0	PBA	0
AO	0 Volt	DN	0	PBR	0
AX	5 Volt	D0	0x0	PBC	1,1
AG	1	DX	0	RA	4
AS_n	0,0,0	DS	0,0,0	SC	0
AZ	0 Volt	DT	0	SL	0
C	dac module	DEM	0	SS	0
CBAUD	57600 eeprom	ML	1	TO	1000
CC	0,0			TS	250
CS	0				
CV	0Volt,0Volt				

eeprom = value restored from eeprom, when written value is stored in eeprom.

5.4 General Syntax

Commands are specified by the following general syntax.

KEYWORD*n*<term>

where:	KEYWORD	is a command string
	<i>param</i>	is a parameter (optional) or a question mark
	<term>	is a terminator

The command string exists of multiple 7-bit ASCII characters.

The command parameters (param) may be one of the following types:

<i>volts</i>	Free ASCII format voltage specification [-] <i>n</i> .nnnnnn Examples: -1.5 3.123456
<i>dec</i>	Free ASCII format decimal value specification [-] <i>n</i> .nnnnnn
<i>hex</i>	A string of hexadecimal ASCII digits (0..9, A..F). The first hexadecimal digit is the most significant digit.
<i>n</i>	A number containing a single or multiple numeric ASCII digits. These digits form a number.

The terminator is a **CR**, **LF**, : or ; . The ATX sends a **CR**, after each string.

Multiple commands may be chained with the ; or : character.

Example: AN0;AX3;SS4096;

When parameter *n* is a question mark, the current value for *n* is returned.

Example: AX1.2 Set Full Scale value to 1.2 Volt.
 AX? Returns "1.200000"

6 Command descriptions

The available commands are described in this section.

There is one special command that follow a different syntax:

<ESC>C This command may be issued at any time and returns the ATX7002 to the command mode. The settings are not changed.

Set Device Analog Full scale

AF

AF *volts* Set the device full-scale value
AF? Return current full-scale value.

The Device under test (ADC or DAC) Full Scale value specifies the voltage level corresponding to the expected full scale level (often equal to Vref). The parameter is used to calculate the expected output value (analog or digital) of the DUT, after a conversion, for the error calculations.

Example:

AF1.20 Set Full Scale value to 1.20 Volt.
AF? Returns "1.200000"

Related commands: AZ, AG, AO, AI, GO

Set device Analog Gain

AG

AG *dec* Set the analog gain of the test-setup.
AG? Return current value for the analog gain.

After the DUT parameter definition, like full-scale voltage (AF), zero scale voltage (AZ) number of device bits (DB), it is possible to calculate the ideal conversion result because for each conversion result, the corresponding ATX DAC output voltage is known. However, when on the test board, an input amplifier or a filter is situated, the expected code on the output is unknown due to signal gain or attenuation. With the Analog Gain command, the user can define the attenuation or gain of the signal-path between the ATX DAC output and the device input.

Example: AG0.95 Sets the Analog gain to 0.95. When testing an A/D converter this means that when the ATX DAC outputs 1 Volt, the converter has a 0.95 input voltage.
AG? Returns "0.950000"

Related commands: AO, AG, AI, GO

Set Device Analog Input offset voltage

AI

AI *volts* Set the analog input offset voltage.
AI? Return current value for the analog input offset voltage.

This command defines the actual device input offset voltage or ATX ADC input offset. This parameter is only used if parameter GO is set to 0. For A/D measurements, it is possible that a DC component programmed in the voltage from the ATX DAC is blocked out of the DUT input signal, due to filtering. In this case, it is possible that an offset voltage is applied to the device input by an external reference source or by the input amplifier stage. This voltage should be known to calculate the expected output codes of the DUT.

Example: AI1.25 Sets the device input offset voltage to 1.25 Volts. The AC component of the DAC voltage is added to this value, to calculate the expected output code.

AI? Returns 1.25

Related commands: GO

Set Analog ramp minimum**AN**

AN <i>volts</i>	Set the Analog minimum voltage, which is used for calculating the analog ramp.
AN?	Returns the current value of the Analog minimum

When using the Ramp measurement, AN configures the starting voltage of the A/D ramp. The negative reference voltage of ATX output DAC is programmed to this voltage, meaning that the lower limit of the ATX DAC voltage is set by this command.

example:

AN0 Sets the ramp start voltage to 0 Volts.
AN? Returns "0.000000".

Related commands: AX

Set Analog Offset for sine waves**AO**

AO <i>volts</i> ,[<i>m</i>]	Sets the analog offset and optional connect the offset (<i>m</i>)
AO?	Return current value for the analog offset (and connection status).

The offset voltage [volts] defined with this command, is added to all defined sine waves. The offset is not used during ramp-measurements.

Some modules (e.g. DAC16-100 or WFD1470) do have a (common mode) offset input or output voltage. This command will program this DC voltage and connect (1) or disconnect this voltage with the optional parameter *m*.

Example: AO1.5 Set the analog offset to 1.5 volts.
 AO? Returns "1.500000"

Related commands: AS

Set Analog Sine**AS**

AS <i>n</i> , <i>volts</i> , <i>periods</i> , <i>phase</i>	Define the amplitude (top) in <i>volts</i> , number of periods and phase in degrees within the defined stimulus size, of sine <i>n</i> (<i>n</i> =0..9).
AS <i>n</i> ?	Return the current amplitude, number periods and phase of sine <i>n</i>

This command defines the stimulus signal parameters for harmonic A/D converter tests. It is possible to define up to 10 different sine waves. Definition should start with sine 0. All sine waves are added and stored in the stimulus memory. The sine waves can be defined by giving the amplitude (top), and the number of periods within the defined stimuli size (SS). An offset (used for all sines) can be defined with the AO command. The frequency of the sine wave is depending on the number of periods defined here, the number of stimuli steps and the stimulus clock period time. This sample clock can be either

$$f_n = \frac{\text{periods}}{SS \times t(\text{clock})}$$

an external (user) clock or a clock generated by the pattern bits (BHSO) or BHSI, see the CS command for details.

The number of periods should be an integer higher or equal to one, the phase is a float variable, defining the sine wave phase in degrees.

NOTE: After defining the sine waves, the stimulus memory size, the stimulus memory should be updated with the "Stimuli Fill" command (SF). The ATX DAC ranging is automatically set to the minimum and maximum signal level, in the stimulus signal.

Example:

C2 Select Card number 2 for further operations.
 C? Returns "2".
 2CC1 Select Card 2 and execute the CC1 command (card connect)

Set Baud rate

CBAUD

CBAUD*n* sets the RS232 Baudrate to value *n*.
 CBAUD? returns the current Baudrate setting

The Baud rate of the serial communication may be changed to one of the following values:

9600 19200 38400 57600* * Factory setting

Example:

CBAUD19200 Set the Baud rate to 19200 Baud.
 CBAUD? Returns "19200".

Card Connect

CC

CC*n,m* Set connection of the currently selected Card
 CC? Return current Card connect setting.

The currently selected module may be switched by this command.

In case of a signal DAC (AWG18) module, *n* selects the way the output signal is connected to the connector: In four wire mode (+Force +Sense, GND and GND sense), in two wire mode (The sense lines are internally connected to +force and GND) and in two wire 50 ohms mode. (The output impedance of the module is 50 ohms). *m* selects the internal low pass filter setting :

signal DAC (AWG18)

n		m	
0	Disconnected module	0	Bypass all filters
1	connect in 4 wire mode	1	Lead signal through LP filter 1 (40kHz)
2	connect 2 wire mode	2	Lead signal through LP filter 1 (200kHz)
3	connect 2 wire, 50 ohms		

High Speed signal DAC (AWG16-100)

n		m	
0	Disconnected module	0	Bypass all filters
1	connect positive output*	1	Lead signal through LP filter 1 (6MHz)
2	connect negative output*	2	Lead signal through LP filter 1 (15MHz)
3	connect differential*	3	Lead signal through LP filter 1 (30MHz)

*Always 50 Ohm connected

In case of an ADC module, *n* selects the input mode (Differential or single ended) and input impedance (50 ohms or 10 M ohms) of the ADC module.

ADC module (WFD18)

n		m	
0	Disconnected module	0	Bypass all filters
1	connect ,differential input mode 10M ohm	1	Lead signal through LP filter 1 (40kHz)
2	connect, differential input mode 50 ohm	2	Lead signal through LP filter 1 (200kHz)

In case of the high speed ADC module the *n* parameter is split in 2 digits *n1* and *n2*. *n1* (upper digit) for the positive input, *n2* (lower digit) for the negative input.

ADC14 module (WFD1470)

n1/n2		m	
0	Disconnected input	0	Bypass all filters
1	connected, 10kohm	1	Lead signal through LP filter 1 (6MHz)
2	connected, 50 ohm AC	2	Lead signal through LP filter 2 (15MHz)
3	connected, 50 ohm DC		Lead signal through LP filter 3 (30MHz)
4	connect to gnd, input disconnected		
5	connect to gnd, input connected		

examples:

14: connect positive input 10k and negative input to gnd and input relay of negative input open.

22: connect positive and negative input 50 ohm AC

05: positive input relay open, connect negative input to gnd and connect input relay

If the card has two channels (in case of a reference DAC or power-DAC) *m* determines the way the second channel is switched

Reference dac and powerdac:

n		m	
0	Disconnected channel 1	0	Disconnected channel 2
1	connect channel 1, 4 wire	1	connect channel 2, 4 wire
2	connect channel 1, 2 wire	2	connect channel 2, 2 wire

Example:

CC1, 2

Signal DAC: Connect in 4-wire mode using internal 200kHz LPF.

Reference: connect channel 1 in 4 wire mode and channel 2 in 2 wire mode

CC?

Returns "1,2".

CC0,0

Disconnects the card.

Set High Speed DIO Clock Calibration data

CCLKD

CCLKD n,m,o set the calibration values in ns

CCLKD? returns the current calibration settings

These values are factory settings. Do not changes these values.


Set High Speed DIO Clock delay(s)

CLKD

CLKD n,m set the delay of clock n in ns

CLKDn? returns the current delay of clock n


High speed input mode:



t_1 for $n=0$

t_2 for $n=1$

High speed output mode:



t_1 for $n=0$

t_2 for $n=1$

Calibrate Digital Output levels

CDIOV

CDIOVcode,[minv],[maxv]
CDIOV?

Calibrate level of digital output lines (DIO)
Return the current calibration settings of digital output lines.

The last two parameters, minv and maxv, are optional. Code is a value between 00 and FF hexadecimal. With code 00 the digital output level is programmed to minimal voltage, with code FF to maximal voltage. If both voltages are measured, send this command with both voltage filled in to the ATX7002 (code may be any value).

Calibrate Gain

CGAIN

CGAINn[m]
CGAIN?

Set gain value(s)
Return gain value(s)

Write gain value to selected module.

Signal DAC:

n is gain value of the offset dac. Gain should be calibrated at -5V and $+5\text{V}$.
m is gain value of the range dac. Gain should be calibrated at 0 and 10 V.

Signal ADC:

n is gain value of ADC.
Gain should be calibrated for each range.

Power DAC:

n is gain value of channel 1. Gain should be calibrated at -10V and $+10\text{V}$.
m is gain value of channel 2. Gain should also be calibrated at -10V and $+10\text{V}$.

Reference DAC:

n is gain value of channel 1. Gain should be calibrated at -5V and $+5\text{V}$.
m is gain value of channel 2. Gain should also be calibrated at -5V and $+5\text{V}$.

Store values in the module eeprom after calibration with the command CSTORE.

Related commands: COFFSET, CSTORE

Set module identification

CID

CID? Returns the module identification of the currently selected module

With CID, the module identification of the currently selected module can be read. This value should correspond with the CMOD command. See CMOD command for more information about module codes.

Set IEEE address **CIEEE**

CIEEE n Set IEEE address
 CIEEE? Return IEEE address

IEEE address should be in a range from 0 to 30.

Calibrate Offset **COFFSET**

COFFSET $n,[m]$ Set offset value(s) (Hex.)
 COFFSET? Return offset value(s)

Write offset value to selected module.

Signal DAC:

n is offset value of the offset dac. Offset should be calibrated at 0V.
 m is offset value of the range dac. Offset should be calibrated at 5 V.

Signal ADC:

n is offset value of ADC.
 Offset should be calibrated for each range.

Power DAC:

n is offset value of channel 1. Offset should be calibrated at 0V.
 m is offset value of channel 2. Offset should also be calibrated at 0V.

Reference DAC:

n is offset value of channel 1. Offset should be calibrated at 0V.
 m is offset value of channel 2. Offset should also be calibrated at 9V.

Store values in the module eeprom after calibration with the command CSTORE.

Related commands: CGAIN, CSTORE

Module configuration **CMOD**

CMOD? Returns the module type of the currently selected module

With CMOD, the module type of the currently selected module can be read. The following CMOD values are applicable:

- 01 DIO module
- 02 HSDIO/MFDIO
- 11 18 bit Signal DAC module
- 12 24 bit Signal DAC module
- 13 16 bit High Speed Dac module
- 21 18 bit ADC module
- 22 24 bit ADC module
- 23 14 bit ADC module
- 31 Dual power DAC module
- 41 Dual Reference DAC module
- 61 S2D+GA module

Example:

CMOD? returns 01, meaning that the currently selected module is a DIO.

Return CRC check **CRC**

CRC? Return CRC check of dumped data by command OM or OMB

Set module Clock Source **CS**

CSn Select module clock source
CS? Return clock source of active module

With this command the clock source of the ATX7002 DAC, ADC or DIO module can be selected. With CS set to 0, HSO is the clock source, with CS set to 1, HSI becomes the clock source. With CS2 the clock source of the DAC or ADC is set to an external user clock.

Example:

CS1 set the module clock source to HSI.

The AWG16-100 does have the following settings:

n	Clock source
0	BHSO
1	Front
2	100 MHz on board
3	70 MHz on board

The AWG14-70 does have the following settings:

n	Clock source
0	70 MHz on board
1	70 MHz on board
2	Front
3	BHSI

The HSDIO/MFDIO does have 2 selectors (CSn,m):

n	Clock source	m	Internal clock source
0	200 MHz	0	memory clock (default)
1	Front clock	1	dut clock
		2	main clock
		3	scsi clock

Store calibration values **CSTORE**

CSTORE Store calibration values in active module eeprom.

After calibrating a module (manually) with the commands COFFSET and CGAIN, this command stores the calibration values in an eeprom of the calibrated module. After power up the calibration values will be read from eeprom.

set DAC voltage/read ADC voltage **CV**

CV volts, volts Set the output voltage of the current selected module
CV? Return the current output voltage or ADC input voltage

Use this command to program the currently selected module output voltage. In case of a signal DAC, only one voltage can be programmed. This voltage should be between the current settings of AN and AX. In case of a dual reference DAC module or a power module, two voltages can be entered,

ranging from -6.5V to +6.5V for a reference DAC and -13.5 to + 13.5V for a dual powerDAC. The first voltage entered represents channel 1, the second voltage represents channel 2. In case of an ADC module, only the CV? command is valid. It returns the input voltage of the ADC.

Example:

CV5,-5 Program a dual dac output voltage to +5V for channel 1 and -5V for channel 2.
CV? returns 5.000000,-5.000000

Set number of Device Bits DB

DBn Set the size (number of bits) of the converter under test.
DB? Return the current converter size.

This command specifies the bit-size (n=1..16) of the converter under test. The ATX firmware uses this information to determine step size, calculation of expected data and for error calculation purposes.

Example:

DB10 Set converter size to 10 bit
DB? returns "10"

Display Error Messages DEM

DEMn Enable (n=1) or disable (n=0) error messages.
DEM? Return the current value of the DEM setting.

With this command, it is possible to let the ATX send error messages back to the user, when an error occurred. To activate this function, DEM must be set to 1. The value 0 deactivates the function. Especially on testing and debugging command strings this can be helpful. After reset, the command is disabled.

Example:

DEM1 Enable the error messages function. An error returns an error string.
DEM? returns "1"

Set DIO mode DIOM

DIOMn Set mode of high speed dio module (MFDIO/HSDIO)
DIOM? Return the current mode.

Set the HSDIO/MFDIO module in the appropriate mode:

n	Mode
0	"Normal" mode
1	High speed output mode
2	High speed input mode

Set Digital Output level DIOV

DIOVvolts Set level of digital output lines (DIO)
DIOV? Return the current level of digital output lines.

The voltage level of the digital output lines of the DIO module is adjustable between 1.8 and 3.3 V.

Set clock divider DIV

DIVn,[m] Set clock divider and optional the sample divider (m)
DIV? Return the current value of the clock divider.

The sample clock of the 24 bit A/D or D/A module can be divided by a value between 1 and 255. The divided sample clock determines the sample frequency.

The divider for the HSDIO/MFDIO can have the values: 1,2,4,8.
 The divider value for the AWG16-100 can have the values: 1,2,4,8,16,32,64,128,256.
 The WFD1470 support the sampleddivider.

Set Device Latency **DL**

DL*n* Set the device latency to an integer value *n*
 DL? Return the current device latency.

Due to pipelining, the device adds a certain latency, which is called the device latency. The user should define this device latency, so the firmware can find the capture data that corresponds with the stimulus data. For A/D measurement this value should be less than 16, for D/A measurements less than 14

Example:

DL2 The device has a pipelining of 2 cycles.

Set Digital ramp Minimum **DN**

DN*hex* Set the start code for the digital stimulus ramp calculation.
 DN? Return the current value of the Digital ramp start value.

The DN definition is used for calculation of a digital ramp, it defines the value of the first stimulus step. Since the stimulus memory is 20 bit, this value must be between 0 and FFFFF. After defining the digital ramp minimum, the stimulus memory should be updated with the SF command before the next measurement.

Related commands: DX, DO

Set Digital ramp Offset **DO**

DO*hex* Set the Digital Offset for digital stimulus signal calculation
 DO? Returns the current value of the digital offset digital sines

The digital offset can be defined between 0 and FFFFFh, and is added to the digital sine and digital ramp stimulus signal. Note that the samples of the digital ramp or sine are added with this offset value. The result of this addition is stored in the stimulus memory and should be within the range 0..FFFFF.
 After defining the digital offset, the stimulus memory should be updated with the SF command before the next measurement.

Related commands: DS, DN, DX

Set Digital Sine **DS**

DS*n, hex, periods, phase* Define the *hexadecimal* amplitude (top) ,the number of *periods* within the defined stimulus size, and the phase of sine *n* (*n=0..9*).
 DS*n?* Return the current amplitude and number of periods of Digital sine *n*

This command defines the stimulus signal parameters for D/A converter harmonic tests. It is possible to define up to 10 different sinewaves. Definition should start with sine 0. With the Stimuli Fill (SF) command, all defined sinewaves are added and stored in the stimulus memory. The sinewaves can be defined by giving the hexadecimal amplitude(top), and the number of periods within the defined stimuli size (SS). A digital offset that is used for all sines should be defined with the DO command, to prevent the signal from "clipping". De frequency of the sinewave is depending on the number of periods defined here, the number of stimulisteps and the stimulus clock period time. This sample clock can be either an external (user) clock or a clock generated by the patternbits (BHSO) or BHSI, see the CS command for details. The number of periods should be an integer higher or equal to one.

$$f_n = \frac{\text{periods}}{SS \times t(\text{clock})}$$

NOTE:After defining the sinewaves, and the stimulus memory size, the stimuli memory should be updated with the “Stimuli Fill” command(SF)

example:

DS0, 3FF,4,0 Define the first sine with an amplitude of 3FF. Four periods and a phase of 0 degrees

DS0? returns the parameters of digital sine 0: “3FF,4,0”

Related commands: DO, SS, TC, SF

Set Device Type DT

DTn Set device type: the offset correction
 DT? <dec value> - sets offset correction of converter under test (range 0..4)

Dependent on the type of A/D converter, an offset correction must be taken in account for error calculation. For unipolar devices, the offset correction may be at 0 (DT=0) or 1/2 LSB (DT=1): DT0 With bipolar devices, the offset error and gain error are calculated with respect to halve scale (0V) A two's complement bipolar device, should be measured with DT set to 3:

- DT0 : unipolar device, no offset correction : first transition is at 1 lsb from zero scale
- DT1 : unipolar device, the first transition is at 1/2 lsb from zero scale.
- DT2 : bipolar device, straight binary code.
- DT3 : Two's complement.
- DT4 : Sigma delta modulator.

DT is a error calculation parameter. The measurement is not affected by this command.

Set Digital ramp Maximum DX

DXhex Set the end code for the digital stimulus ramp calculation.
 DX? Return the current value of the Digital ramp end value.

The DX definition is used for calculation of a digital ramp, it defines the value of the last stimulus step. Since the stimulus memory is 20 bit, this value must be between 0 and FFFFF. Refer to paragraph 4.1.1 for more information about defining a digital ramp. After defining the digital ramp maximum, the stimulus memory should be updated with the SF command before the next measurement.

Related commands: DN, DO

Set fs-mode FS

FSn Set fs-mode for 24 bit module
 FS? Return the fs-mode

For the 24 bit ADC module:

n	fs-mode
0	64fs
1	128fs
2	256fs

For the 24 bit DAC module:

n	fs-mode
0	192fs
1	256fs
2	384fs
3	512fs

Set gain and connection mode

GA

GAN,m Set the gain (n) and connection mode (m)
GA? Return the current value of the GA setting

Set the gain and connection mode of the Gain Amplifier path of the S2D+GA module.

n	gain	m	connection mode
1	1x	0	Differential mode
2	10x	1	Single ended mode, Vref connected to negative input
3	100x		

Set Device Offset-Gain

GO

GO_n Set the device offset gain (n=0..1).
GO? Return the current value of th GO setting

GO is a parameter (0 or 1), defining the way in which the DC offset, supplied by the ATX signal DAC, is attenuated or amplified by the DUT-board. This way it is possible to define the actual offset voltage at the input-pin of the DUT, and can the **expected conversion result** (only for dynamical test) be calculated in the right way. When GO=1, the device input offset is assumed to be amplified by or attenuated by the value defined by AG. If the offset on the device has no relation with the offset supplied by the ATX DAC, it is possible to define this offset with parameter AI.

Related commands: AO, AG, AI

Set Handshake mode

HM

HM_n Set Handshake Mode n=0..3
HM? Return current HM setting.

This command initiates active state of the handshake input lines (HSI1 and HSI2) and handshake output line (HSO). Note that the handshake lines are only used when the ATX7002 is in Handshake mode, set by the command IM. In pattern bit mode, The handshake lines are not used for handshaking.

function of n

n	HSI1 and HSI2 (edge)	HSO (state)
0	up-going	active high
1	up-going	active low
2	down-going	active high
3	down-going	active low

Related commands: IM, IOHS

Identification

ID

ID? Return the identification string.

The identification string exists of the equipment name, revision number and revision date.

example:

ID? Returns "ATX7002 V1.30 10 March 2001"

The string given is an example for indication only. The exact string returned depends in the software revision in use.

- IMn Set the I/O mode of the ATX7002 DIO, n=0,1,2,3,10,20,21,30,31
 IM? Return the current value of IM

The I/O mode command specifies the handshake protocol used during A/D or D/A converter measurements. The ATX DIO can operate in two modes: a DSP-controlled handshake mode and a pattern bit mode, where a programmable pattern generator controls the complete timing of the measurement. This pattern generator has 16 individual programmable bits, eight bits are used for internal measurement timing and the remaining eight are available on the DIO connector for user-defined purposes. For programming the pattern generator, please refer to section 2 and 4.1.2 of this manual, and the description of the PBx commands.


In handshake and pattern bit mode, the converter data can transfer either parallel or serial. The I/O mode command also specifies this parallel or serial data transfer.

The following settings for IM are applicable:


Parallel data transfer

Handshake mode timing


- IM0 During A/D converter test, after each settling time, the digital input is examined, then the next step is performed. There is no handshaking, but HSO pulses, dependent on the setting of HM, positive or negative after each settling time. The falling edge of HSO updates the output of the ATX signal DAC module. The settling time should be long enough for the DAC module to stabilize and the DUT to convert. Since the digital IO lines are read asynchronously, the read can coincide with a change of the converter output code. (Read during signal transition). The ATX7002 protects reading nonsense in these cases, by reading the data input with intervals of 300ns. If two consecutive data reads are similar, data is stored.
During D/A converter test, data changes on the DIO output. After the settling time, HSO goes active to indicate a sample is being taken: the ADC is sampled internally. To be sure of a valid output voltage, the DUT should perform at least two conversions within the defined sampling time.



- IM1 During A/D test, after each settling time (TS), HSO goes active, (HSO active state is programmed with HM) to indicate that the A/D converter can start the conversion. The ATX first checks the status of HSI and, if necessary, waits until the HSI state is inactive. **After HSO, the inactive state of HSI should be at least 4 us.** The ATX now waits for the rising or falling edge of HSI1 (again programmed with HM). **The active state of HSI should last for at least 2.5us.** The latched input data is then read from the DIO input latches. After that, HSO is set inactive and the signal Dac is updated with the next voltage.
 During D/A test, HSO indicates that the DIO output data is valid. The Dut then starts the conversion, and indicates on HSI 1 that its output voltage can be sampled. On HSI1, HSO returns to the inactive state.
 During AD and DA measurements, The ATX samples after a programmed timeout time, if for whatever reason HSI1 is not changed. This timeout time is defined with command TO.




IM2 This I/O mode is implemented for a byte-wise digital input and is only for A/D converter type of measurements. For D/A measurements byte wise I/O is only supported in pattern bit mode (IM11). The handshaking is basically the same as described for IM1. The device data is divided in an least significant byte and a highest significant byte, and so the read is performed in two steps. HSI2 indicates the first byte read. HSI1 indicates the second byte read, and stores the total result in the capture memory. In IM2, the first read reads lowest significant byte.




IM3 is a Byte-wise I/O as described for IM2. Now the first read, on HSI2, reads the most significant byte.

Pattern bit generated timing

IM10 The pattern bits define the handshake timing and the ATX7002 timing. The IO data is read or written in a parallel mode. The figures below show a possible timing in this mode. In AD converter testmode, Patternbit BHSO initiates the ATX signal DAC output change. A user pattern bit then starts the DUT-conversion. After the conversion time, pattern bits HB_OE_CLK and LB_OE_CLK clock (low to high transition) the DUT data into the input DIO input-register. BHSI then stores the captured data in the capture memory. In DA converter testmode, Patternbit BHSO initiates the data change on the DIO output. A user pattern bit then starts the DUT-conversion. After the conversion time, BHSI samples the DUT output voltage and stores the value in the DAC capture memory. To keep the DATA enabled, pattern bits HB_OE_CLK and LB_OE_CLK should be programmed high during the whole sequence.



IM10 In this mode, the device data is divided in a least significant byte and a highest significant byte. In input mode (AD converter testing), HB_OE_CLK clocks (low to high transition) the high significant byte, and LB_OE_CLK clocks (low to high transition) the low significant byte. The pattern bits generate both lines. The DUT data should be connected to the D0..D8. BHSI then stores the data in the capture memory. In output mode (D/A converter test), HB_OE_CLK enables the high byte output buffer and LB_OE_CLK enables the low byte output buffer. Therefore, both buffer outputs should be tied together.



Serial data transfer

Handshake mode timing

IM20

This mode is used for serial data transfer in **handshake mode**.

The number of bits shifted in can be up to 24 bits.


HSI1, HSI2 and HSO are used for timing and D0 as input. Handshake line HSO indicates that the DAC output voltage is valid and the DUT can start the conversion. (the output voltage of the DAC is supposed to be settled after the programmed settle time T_S (refer to command T_S for more information))

The HSO active state is programmed with HM. HSI1 and HSI2 are handshake input lines, and the timing is therefore defined by the user.

The converter data is then applied to DO, **LSB first**, and clocked by HSI1. HSI2 then indicates that the shifted data is ready and that the ATX controller can read the DUT DATA from the shift register. **The active state of HSI2 should last for at least 2.5 μ s. During that time there should be no more clocks on HSI1. The inactive state of HSI2 should be at least 4 μ s.**

The active state of Both HSI1 and HSI2 is programmed simultaneously.


Note: if HSI2 did not become active within the defined timeout time(TO) , the ATX samples the serial data latch, TO should therefore be defined broadly to prevent a timeout during serial data transfer.



IM21 This I/O mode is the same as described for IM20. Now, the MSB is shifted in first and no extra clocks on HSI1 are allowed.


Pattern bit mode timing

IM30 The pattern bits define the timing of the serial data transfer and the ATX7002 timing. In the timing example below a possible timing is shown for a serial A/D converter. A user pattern bit is used to start the conversion, another pattern bit is used to clock the serial device, to get the serial data. In the DIO, An internal pattern bit called SERCLOCK is connected to the clock pin of the shift register. This clock bit should be programmed in conjunction with the user pattern bit, clocking the serial data from the DUT. When all bits are shifted in the shift register, the internal pattern bit BHSI captures (positive edge) and writes (negative edge) the shifted data in to the capture memory. The maximal number of bits that can be captured is 24 bit.



During A/D test, the edge of BHSO initiates the change of the stimulus data and set the shift register in parallel load mode. This data is then parallel loaded in the DIO shift register on the first edge of SERCLK. Immediately after this parallel load, BHSO should be set low, to set the shift register in shift mode during the parallel load, the first bit appears on the output of the shift register. The first data bit can then be clocked into the DUT, **LSB first**, using a user-pattern bit as serial clock. After clocking the DUT, SERCLK shifts the DIO shift register one step. This sequence is repeated until all data bits are shifted in the DUT. The DUT conversion then starts (possibly initiated by a second user pattern bit). The conversion result is then sampled and captured on BHSI.

When shifting LSB first, Serclock should clock 24 times to align the data correctly into the 24 bit input shift register. If for example a 8 bit result is shifted in, there should be 16 extra clocks to align the 8 bits in the lower part of the shift register.



IM31 This I/O mode is the same as described for IM30. Now, the MSB is shifted first.

Read or write digital IO port

IO

IOhex Write (parallel) hex data to the DIO data output (IM0 and IM1 only).
 IO? Read the current state of the DIO data I/O lines (IM0 and IM1 only).

With this command, the data value on the digital IO may be read or written. A write to the IO can be performed if the DIO is in parallel output mode and the IO mode is set to IM0 or 1. If the DIO is in output mode, and in IM0, the IO? command returns the previously written output data.

A direct read action from the DIO input pins can only be performed if the DIO is in input mode and in IM0 only. In other IM modes, the IO? reads from internal DIO data registers.

Example:

IO5AF write hexadecimal 05AF to the digital data IO lines
 IO? Reads 0005AF if the IO lines are set as output, and returns the current hexadecimal value on the digital data IO lines when the DIO is set as input.

Read/write handshake lines

IOHS

IOHSn Set HSO active (n=1) or inactive (n=0).
 IOHS? Return the state of HSO and HSI1

With IOHS, the state of the handshake lines HSI/HSO may be read or HSO may be changed. When reading the status with IOHS? the first digit reflects the HSI1, state the second digit reflects HSO state. The HSI state reflected here is the state read directly from the DIO connector.

A state is reflected as "1" for active and "0" for inactive.

Depending of the HM command, "Active" can both be a logic "0" or a logic "1"

Normally HSI and HSO are controlled by the algorithm. The IOHS command is for debug purposes or for an automatic test of the loadboard connection.

Example: IOHS? returns 01 meaning HSO is inactive, and HSI1 = active

With **HM** set to 0: HSI1="1" HSO="1"
 With **HM** set to 1: HSI1="1" HSO="0"
 With **HM** set to 2: HSI1="0" HSO="1"
 With **HM** set to 3: HSI1="0" HSO="0"

Read measurement results

M

Mn Return calculated parameter

A/D and D/A linearity (ramp) test (MT1 and MT11):

M0: Number of missing codes for A/D Ramp test.

M1: Offset error

M2: Gain error

M3: INLE, Integral linearity error (absolute value)

M3+: positive INLE, Integral linearity error

M3-: negative INLE, Integral linearity error

M4: DNLE, Differential linearity error (absolute value)

M4+: positive DNLE, Differential linearity error

M4-: negative DNLE, Differential linearity error

M5: TUE, Total unadjusted error (absolute value)

M5+: positive TUE, Total unadjusted error

M5-: negative TUE, Total unadjusted error

Errors are represented in lsb's. See command PMODE for End Point or Best Fit calculations.

A/D and D/A dynamical test (MT2 and MT12):

M6: SINAD, Signal to Noise And Distortion

M7: SNR, Signal to Noise

M8: THD, Total harmonic distortion (7 harmonics)

M9: Peak Harmonic

M10: Spurious noise

Parameters are represented in dB's.

Related commands: PMODE, MT

Set Measurement loops

ML

MLn Set the number of measurement loops, n=1..8191 for MT15 and n= 1..255 for other MT's

ML? Return the current number of measurement loops

For MT's other than MT15:

During a measurement loop, of the stimulus data, stored in the signal DAC (A/D measurement) or in the DIO (A/D measurement) is output to the DUT. While the capture memory (in the DIO for A/D measurements, or in the ADC module for D/A measurements) stores the converter results. The number of stimuli steps within one loop is defined by the Stimulus Steps command. This loop can be repeated up to 255 times.

Note that the capture memory can capture 524.288 conversion results. When the number of results recorded in the capture memory exceeds the memory size, the capture memory address counter stops, and the capturing of data will be terminated.

example:

ML10 The measurement takes 10 measurement loops. When each loop has 23 samples (SS=23) , the capture memory captures 230 values

MT15:

During the test each code will be converted ML times before the next code is supplied to the D/A converter. If the total number of results do not fitt in the ATX-ADC capture memory, the test will be divided in several cycles. The effective number of averages is: cycles *(av./cycle-outliers). See command OL.

Using the HSDIO/MFDIO in high speed mode the number of settle loop can be up to 4095.

Related commands: SL,OL,MT

Lock/Unlock Module **MLOCK**

MLOCK*n* Lock (*n*=1) or Unlock(0) Module
MLOCK? Read lock status of module

An ATX7002 module can only generate a signal (DAC modules) or capture a signal (ADC modules) if the module is set in lock mode. If module is in lock mode the modules memory and configuration cannot be changed! So configure module before setting in lock mode. The MX (start test) will automatically set the module in lock mode and unlock the module after the test. Use this command only if you plan to use the module as (stand-alone) signal generator/digitizer.

Set Module Memory edit address **MMA**

MMA*hex start address*, Initiate the module Memory address counter, with *start address*= 0..FFFFh

This command is implemented to read or write (edit) the module memory of the current selected module. MMA initiates the address counter, pointing to the memory location to be edited.

Related commands: MMD, MML, MMR MMW

Module Memory dump **MMD**

MMD*hex* Dump part of the contents of the current selected Module memory, and update the Module data address counter

This command dump a number defined by *hex*, of contents of the current selected module memory. The dump starts from the address defined by the MMA command. After command execution, this memory counter value has been incremented by the number of dumped memory contents.

Example: MMA is set to 0:
 MMD4
 returns
 000000 (this is the content of memory address 0)
 000001
 000002
 000003

Related commands: MMA,MML,MMR MMW

Module data Load **MML**

MML*hex* Write a hexadecimal value into the module memory and auto-increment the module address counter.

This command stores a hex value to the module memory address. The destination address is pointed by the Address counter, initiated by the MDA command.

Example: MMA is set to 0:
 MML1B (stores 00001Bh to address 0)
 MML1C (stores 00001Ch to address 1)

Related commands: MMA, MMR, MMW

Module Memory single Read **MMR**

MMR*hex* Read the content of one memory address (hexadecimal value).

This command reads the contents of one module memory address. The address should be a hexadecimal value.

Example: MMR1A returns data of address 26

Module Memory end (stop) address **MMS**

MMS*hex* Set the ATX DAC or DIO stimuli memory stop address (hexadecimal value).
MMS? Returns the stimuli memory stop address.

The stop address is the last address used during signal generation.

Module Memory single Write **MMW**

MMW*hex1,hex2* Write a hexadecimal value (hex2) into the module memory at address hex1

This command stores a hex value (hex2) to the module memory address at hex1.

Example: MMWA,1B (stores 00001Bh to address 10)

Set Measurement Type **MT**

MT*n* Select the type of measurement
MT? Return the current measurement type setting.

The following types of measurement are available:

- 1 A/D ramp test is set
- 2 A/D sine (dynamical) test
- 3 A/D user defined pattern generation
- 4 A/D Statistical and noise test
- 11 D/A ramp (linearity) test is set
- 12 D/A sine (harmonic) test is set
- 13 D/A user defined pattern generation
- 15 D/A ramp with only 1 ramp and many conversions (averages) per (DUT) converter step.

All of these measurement types are started with the MX command. After the measurement is finished the ATX7002 sends a "P" to indicate that the measurement is ready.

Example:

MT1 Set the measurement type to A/D ramp test.
MT? Returns "1"

Execute measurement **MX**

MX Measurement execute command, executes measurement

When all parameters (Handshake- and IO-mode) are specified correctly, and the stimulus memory is filled with appropriate data, the measurement may be started. At the end of the measurement, the ATX7002 returns a "P" to indicate the end of the measurement.

Outliers **OL**

OL Set number of outliers
OL? Return the current setting for the number of outliers

Only for MT15 (D/A Ramp test with only 1 ramp and several steps for each converter step). For each outlier the maximum and minimum measured values per converter step (and per cycle) are removed.

Example:
ML256 (256 time averaging)

OL2 (remove 4 outliers (2 max. & 2 min. values) per dut converter step per cycle)
DB14 (14 bit device)

Maximum averages per cycle is: $\text{capt mem./converter steps} = 512\text{k}/16\text{k} = 32$ times. So the total test takes $256/32 = 8$ cycles. During 1 cycle each converter step is 32 times converted and 4 results are removed: 2 maximum values and 2 minimum values. So for this test the effective number of averages is $8 \times (32-4) = 224$.

Related commands: MT,ML

Output Measurement results

OM[B]

OM[B]? Output Measurement results of a measurement.

MT 1 (A/D ramp test)	OM?	Ramp(int) returns all measured codes (hex) Device latency is taken in account, the number of data elements is equal to the number of stimulus steps.
MT 2(A/D harmonic test)	OM?	Dumps A/D results from DIO capture memory
MT 3 (A/D user defined pattern)	OM?	Returns all measured codes as with mt1
MT4 (statistical)	OM?	Statistical data: Number code occurrences of codes in array(hex)
MT11 (D/A ramp test)	OM?	Dumps D/A results from ADC capture memory
MT12 (D/A harmonic test)	OM?	Dumps D/A results from ADC capture memory
MT13 (D/A user progr. test)	OM?	Dumps D/A results from ADC capture memory
MT15 (D/A ramp test)	OM?	Dumps D/A averaged results

The B (OMB) is optional. Data will be send in binary format (RS232 and USB only). This command is used by the software ATView (version 7.1 or higher).

Pattern bit generator start address

PBA

PBA <i>dec</i>	Set the DIO pattern bit generator start address (<i>dec</i> =0..65535)
PBA?	Return the current setting of the pattern bit start address.

The PBA command defines the start address from which the pattern generator operates. This makes it possible to store more than just one pattern in the Pattern bit generator memory. Just choose a pattern by changing the start address. The start address is not only used during pattern generation, also during the pattern bit edit mode (The edit mode is entered with the PBE command) , PBA defines from which address the edit starts.

Note: When PBA is defined, the return address defined by PBR is overwritten with the PBA address.

Example:

PBA100	sets the Pattern generator start addres to 100 dec.
PBR?	returns "0100"

Related commands: PBR, PBE

Pattern bit Clock

PBC

PBC <i>n,m</i>	Select Pattern bit clock source <i>n</i> (0..2) and divider value <i>m</i> (1..4096).
PBC?	Return the current pattern bit clock source setting

This command sets the clocksource for the patternbits, by setting a clocksource and a clock divider value.

The DIO has two crystal clock generators, clock1 and clock2. It is also possible select an external clock, connected to HSI2. With parameter *n*, the clocksource can be defined:

<i>n</i> =0	HSI2
<i>n</i> =1	Crystalclock1 (default 40MHz)

n=2 Crystalclock2 (default 10MHz)

There is a divider between the selected clock and the pattern generator. This divides the clock frequency by a factor, set by *m*, ranging from 1 to 4096. Now, the step time of the pattern bits can be calculated:

$$\text{Step time} = \text{Clock period} \cdot \text{Dividervalue} = \frac{\text{Dividervalue}}{f_{\text{clock}}}$$

Example:

PBC1,12 Set pattern clock generator to Crystalclock0, divided by 12. When the DIO is equipped with the default 40MHz clock, the patternbit step time = 12 / (40 E6) = 300ns
PBC? returns "1,12"

Related commands: PBA, PBR

Pattern bit Edit mode **PBE**

PBE enter into the Patternbit editing mode

The patternbits can be edited while in editing mode, initiated by the PBE command. In editing mode, the ATX7002 has a separate command interpreter, for editing the pattern bits.

The patternbit memory has a depth of 65535 steps and is 16 bits wide. The sequence of each bit in the pattern memory can be programmed separately. The bits are divided as follows:

Bit0..B7	User patternbits, directly available on the DIO connector
Bit8	To- return address flag, signing the end of the pattern
Bit9	SER_CLK : Serial shift register clock for serial mode IO
Bit10	BHSI store and increment of the capture memory (on DIO or ADC)
Bit11	BHSO increments the stimulus memory counter (on signal DAC or DIO)
Bit12	Free (not used)
Bit13	User patternbits output enable, enables the output of the patternbit (low = enabled)
Bit14	HB_OE_CLK in output mode: enable the highest bits of the output, in input mode it clocks the upper bytes of the data input register, on a positive edge.
Bit15	LB_OE_CLK in output mode: enable the lowest byte of the output, in input mode it clocks the LSB data input register .

The edit commands described below can be entered separated by enters or “;”.

The edit position in the memory starts on the address defined by the PBA command. The edit position then shifts one step further than the last edited step. This way it is possible to enter various commands in a sequence, without overwriting the previously defined part of the pattern.

The Following edit commands are implemented in the patternbit editing mode:


Bn to define the bit to be edited (n=0..15)
example: B8 = Edit bit 8, start edit from PBA-address

CLn1 ,Hn2,Rn3 To define a repeated pattern within the complete pattern (n =decimal integer):
where: *n1* is the number of logic Low steps
n2 is the number of logic High steps
n3 is the number of times these steps (*n1* and *n2*) are Repeated

or


CHn1,Ln2,Rn3 to define a repeated pattern within the complete pattern (n =decimal integer):
where: *n1* is the number of logic High steps
n2 is the number of logic Low steps
n3 is the number of times these steps (*n1* and *n2*) are Repeated

Example: CH2,L3,R3 : the pattern generated is:



Lsteps To define the patternbit in a logic Low state during n steps
Hsteps To define the patternbit in a logic High state during n steps

Example: L3 pattern bit is 3 steps low
H4 pattern bit is 4 steps high
when these commands are entered after the command in the above example the pattern looks as follows:



E exit patternbit edit mode
On output n steps of the pattern memory, starting from the start address 0
On,m output m steps of the pattern memory, starting from the start address n
R Reset all pattern bits: all pattern bits are cleared.

Related commands: PBA,PBR

Pattern bit generator return address PBR

PBRdec Set the pattern bit generator return address
PBR? Return the current setting of the return address

The return address defines the address, the pattern generator returns to after the first pattern run. The first pattern loop starts from the start address defined with PBA . This makes it possible to place a one-shot sequence in the pattern between PBA and PBR.

Example:
PBA100
PBR110 sets the return address-to-address 110 dec. A one-shot pattern is situated between address 100dec and 110dec
PBR? returns "0110"

Related commands: PBA,PBE

Production mode PMODE

PMODEn,m Activate (n=1 or 2) or inactivate (n=0) the production mode
PMODE? Return the current state of the production mode

When PMODE is activated, the ATX7002 calculates error parameters after each test. These calculated parameters can be read with the command Mn. See the command description of M for further details. For ADC and DAC Ramp test select n=1 for the End Point error calculations or n=2 for the Best Fit error calculations. m is optional and determines the trip-point search algorithm for the ADC Ramp test. If m=0 (default value) the trip-point search method 1 is used. If m=1 the codes are sorted (method 2). See document AdcTrippointSearch.pdf for more information.

Set Range

RA

RA n Set the range of WFD18 or AWG16-100
RA? Return the current range

The WFD18 module has the following input ranges:

n	1	differential input range 1 V
	2	differential input range 3 V
	3	differential input range 5 V
	4	differential input range 7 V

A differential input range means that one input may vary +/- half the range around the other input. Example: When the negative input is connected to ground, and the range is set to 1V, the positive input may vary from -0.5V to +0.5V

The WFD14-70 module has the following input ranges:

n	1	+/- 0.5 V
	2	+/- 1.0 V
	3	+/- 2.0 V
	4	+/- 2.5 V
	5	+/- 5.0 V
	6	+/- 10 V

The AWG16-100 module has a proportional output ranging of 0.063V up to 5V. The output range can also be set in dB's: **RA n ,DB** n can have a value between 0 and 18.

Set attenuation and wire mode

S2D

S2D n,m Set the attenuation and connection status
S2D? Return the current value of S2D

Set the attenuation and connection status of the Single ended to Differential mode path of the S2D+GA module.

n	attenuation
1	1
2	x 0.1
3	x 0.01

m	connection status
0	disconnect
1	connect differential out
2	connect single out 4-wire
3	connect single out 2-wire
4	connect both outputs, single out 4-wire
5	connect both outputs, single out 2-wire

Set Settle Conversions

SC

SC n Set the number of settle conversions between two ramps

A ramp consists of a step-by step increasing value. When a ramp is repeated, which is the case when the stimulus data is looped, because of more than one settle loop and/or one or more measurement loops, it will take a certain amount of time for the analog output stage to settle from the relative large output voltage change. With settle conversions, some additional steps are added to the start of the ramp. As a result, the ramp starts "ramping" after the output voltage has settled.

Read Static Data Input Bits

SDI

SDI? Return the status of the 4 static digital input bits.

On the DIO, 4 static input data bits are available.

Write Static Data Output Bits

SDO

SDO hex program the 8 static output bits to hex , where hex is an 8 bit hexadecimal value
SDO? Return the status of the 8 static digital output bits.

On the DIO, 8 static output data bits are available. The output bits are not changed or read during the measurement and can only be changed or read by means of this command. The static bits are meant for initial settings on the load board (i.e. relais etc), or for reading out a status from the loadboard. The bits may also be used for SPI or I²C emulation.

Example:

SDOA Set de digital output bits to 0000 1010b
SDO? return "A"

Fill Stimuli Memory SF

SF Fill the stimulus memory with updated stimulus data

This command recalculates the stimulus data and fills the stimuli memory. After changing Stimulus definition parameters like MT, SS, SC, AN, AX, DN, DX, etc, the stimulus should be recalculated and stored in stimulus memory.

Note that the module on which the stimulus memory is situated must be selected first with the "C" command. For a D/A type of measurement, the stimulus memory is situated in the DIO. For a A/D type of measurement, the stimulus memory is situated on a ATX7002 signal dac.

Set Settle loops SL

SLn Set the number of settle loops, n=0..255
SL? return the current number of measurement loops

During a settle loop, the stimulus data is output to the DUT. While the capture memory does not store the converter results. The number of stimuli steps within one loop is defined by the Stimulus Steps command. A maximum of 255 settle loops can be programmed, to let filters on the testboard settle. The loops can only be stopped by sending an esc-C (char.27 + C): in ATCOM, this esc-C command is sent by typing "/abort". This setting should only be used for debugging the test setup.

Using the HSDIO/MFDIO in high speed mode the number of settle loop can be up to 4095.

example:

SL5 Repeat the stimulus signal 5 times before the actual measurement.
SL? Returns "5"

Set number of Stimuli steps SS

SSn Define the used stimulus data size (n=2.. 524288)
SS? Return the current number of used Stimuli Steps

This command sets the number of Stimuli Steps. For defining an analog ramp the following formula should be used to calculate the number of stimulus steps needed:

$$\begin{aligned} Stimulisteps(SS) &= \text{Number of DUT steps} \bullet \text{number of samples per DUT step} = \\ &= 2^{DB} \bullet \text{samplesteps} \end{aligned}$$

For a digital ramp, the number of stimuli steps can be calculated as follows:

$$SS = |\text{Startvalue} - \text{Stopvalue}| + 1$$

When defining a sine wave, it is best to choose a prime number of stimulus steps. The number of stimulus steps, the number of sine-periods within one stimulus loop and the cycle determine the Sine frequency:

$$f_n = \frac{\text{periods}}{SS \times TC}$$

After defining a new number of stimulus steps, the stimulus memory should be updated with the SF command.

Example:

SS1023 Set the number of stimuli steps to 1023

Set number of Sweeps **SW**

SWn Set the number of sweeps for the statistical test (1..1024)
 SW? Return the current number of sweeps.

Because the capture memory size is limited, the number of times a ramp is applied to the device under test (set by the Measurement loops command) and captured by the capture memory would be limited. To prevent these problems for the statistical tests, the Sweeps command overrules the measurement loops command. It calculates the contents of the stimulus memory, using the ramp-setting commands and puts one, or even more ramps in the stimulus memory. The number of measurement loops is calculated so, that the number of data fits in the capture memory. When running the measurement, the measurement loops are repeated until the defined number of sweeps is applied to the device under test. Everytime the memory loops are repeated, an intermediate statistic calculation is done on the captured data.

Example:

SW300 The total number of ramps applied to the device is 300.
 SW? Returns "300"

Set Cycle time **TC**

TC Set DAC or ADC cycle time (us)

This command specifies the effective sample time. It should be entered separately because the sample time is depending of lots of parameters, like the frequency of the pattern-bit clock, which can be a clock applied by the user, the frequency of a user applied sample clock, the length of the pattern data block etc.

Set timeout time **TO**

TO, *time* Set the Handshake timeout time (us).

The timeout time is a parameter that is used when the ATX7002 is used in handshake mode (IM 0..3, 20..21) It defines the maximal waiting time that the ATX7002 waits for HSI. For more detailed information on handshaking please refer to the command description of IM and HM. The time can be set from 0us to 2000000us (2 sec.)

Related commands: TS, TC

Set trigger mode **TRG**

TRGn[,m] Set the trigger setting(s).
 TRG? Returns the trigger setting(s)

n	mode
0	positive level
1	negative level
2	positive edge
3	negative edge

For the 24 bit and 18 ADC the trigger source can be selected with the second parameter:

24 bit ADC

m	source
0	high
1	HSO
2	HSI
3	extern

18 bit ADC

m	source
0	backplane capt. mode bit
1	high (always triggered)
2	extern

14 bit ADC

m	source
0	Backplane capt. Mode bit
1	extern
2	High (always triggered)

Set Settling time

TS

TS,time Set the settling time for DAC output or ADC input.
 TSn? Return the current settling time

The settling time is a parameter that is used when the ATX7002 is used in handshake mode (IM 0..3,20..21) It defines the time between a DAC output voltage update or dio output code change and the activation of HSO.

Related commands: HM,IM

Perform selftest

TST

TSTn Perform a module self test

- TST1: Led test. Module led will blink 5 times.
- TST2: Module memory test. If a module has capture of stimuli memory, this memory will be tested. The DIO has also pattern memory, which will be tested. DIO capture/stimuli memory and DIO pattern memory can also be tested separately. TST2,1 tests only the capture/stimuli memory. TST2,2 will only test the pattern memory.
- TST3: Power supply test. Returns the measured module voltages of the +5V, +15V and -15V. This test is not available for a DIO module.
- TST4: Module voltage test. Returns the measured output voltage of a DAC, RefDAC or PowerDAC. Expected voltage (programmed) is 2.5V.
- TST5: DIO I/O test. The I/O data lines of the dio are checked.

Wait

WAIT

WAITn Wait n microseconds (0.. 858,993,458)

This command waits n microseconds before proceeding to the next command. It may be used for additional -user board- settling time after switching on a power dac, or to pause after other events that require a settling time.

Example:
 WAIT100 Wait 100 microseconds.

7 Specifications

All specifications @ $t_a=25^\circ\text{C}$

7.1 DIO module, inputs, outputs


DIO module and MFDIO in “normal” mode

All Digital data outputs 1.8V - 3.3V-TTL compatible
 All Digital inputs 1.8V – 3.3V TTL compatible (5V tolerant @3.3V)

MFDIO in high-speed mode

Front trigger output 3.3V TTL/CMOS compatible
 Front clock output 3.3V TTL/CMOS compatible, 50 Ohm
 Front clock input 0.5V – 3.3Vpp AC coupled, 50 Ohm ($f > 10\text{MHz}$)
 SCSI signals:
 T/R signal 2.5V CMOS
 All other signals 2.5V LVDS, detail see below

LVDS output:



$$V_{OCM} = \text{Output common mode voltage} = \frac{V_{OUTP} + V_{OUTN}}{2}$$


$$V_{OD} = \text{Output differential voltage} = |V_{OUTP} - V_{OUTN}|$$

$$V_{OH} = \text{Output voltage indicating a High logic level}$$

$$V_{OL} = \text{Output voltage indicating a Low logic level}$$

V _{OD}			V _{OCM}			V _{OH}	V _{OL}
Min (mV)	Typ (mV)	Max (mV)	Min (V)	Typ (V)	Max (V)	Min (V)	Max (V)
100	-	600	0.80	-	1.6	0.85	1.55

LVDS input:



$$V_{ICM} = \text{Input common mode voltage} = \frac{V_{INP} + V_{INN}}{2}$$

$$V_{ID} = \text{Differential input voltage} = |V_{INP} - V_{INN}|$$

V_{ID}			V_{ICM}		
Min (mV)	Nom (mV)	Max (mV)	Min (V)	Nom (V)	Max (V)
100	350	600	0.30	1.25	2.20

7.2 Specifications AWG18 module

Resolution	: 18-bit
Update rate (max.)	: 1MHz
Pattern depth	: 512k-words
Output ranges	: 1-10V Proportional
Output offset voltage	: -5V to + 5V (20-bit res.)
Signal + offset range	: -5V to +10V
Output configuration	: 2-wire, 4-wire, 50-Ohm
Output filters	: None, 200kHz, 40kHz
Absolute accuracy	: $\pm 75\mu\text{V}$
Relative accuracy	: ± 4 ppm of output range
Settling time	: 1 μs (small swing)
SFDR (f-upd. =0.5MHz)	: 102dB @ f-out = 1kHz
SINAD (f-upd. =0.5MHz)	: 96dB @ f-out = 1kHz

7.3 Specifications AWG16-100 module

Resolution	: 16-bit
Update rate (max.)	: 100MHz
Pattern depth	: 512k-words
Output configuration	: Differential or Single Ended, 50 Ohm
Output filters	: None, 30MHz, 15MHz, 6MHz (3-pole)
Attenuator steps	: 0, -6, -12, -18 dB
Common mode offset voltage	: -2.5V to + 2.5V (16-bit res.)
Signal + offset range	: -5V to +5V
Output configuration	: 2-wire, 50-Ohm
Settling time 1 Lsb step	: 16 ns (0.024%)
Settling time 3 Volt step	: 28 ns (0.024%)
Absolute accuracy	: $\pm 500\mu\text{V} + 0.025\%$ of range
Relative accuracy (INL)	: $\pm 0.01\%$ of Range
SFDR (f-upd.= 100MHz)	: 85dB @ f-out = 1MHz 75dB @ f-out = 10MHz
SINAD (f-upd.= 100MHz)	: 72dB @ f-out = 1MHz 67dB @ f-out = 10MHz

7.4 Specifications WFD18 module

Resolution	: 18 bit
Sample rate (max)	: 1MHz
Capture memory	: 512k-words
input ranges	: 1V, 3V, 5V, 7V
input configuration	: differential or single
Input operating area	: -7.5V to +7.5V
Input filters	: None, 200kHz, 40kHz
Absolute accuracy	: $\pm 150\mu\text{V}$ (excluding DC uncertainty)
DC uncertainty	: 25uVrms
Relative accuracy(INL)	: ± 10 ppm of output range
S/H acquisition time	: 500ns (minimum)
SFDR(f-upd = 0.5MHz)	: 92dB @ f-in = 1kHz
SINAD(f-upd = 0.5MHz)	: 87dB @ f-in = 1kHz

7.5 Specifications WFD1470 module

Resolution :	14 bit
Sample rate (max) :	10 - 70MHz
Capture memory :	256k-words
input ranges :	1Vpp, 2Vpp, 4Vpp / with attenuator on: 5Vpp, 10Vpp, 20Vpp
input configuration :	differential or single ended
DC-offset voltage :	-5V to +5V / with attenuator on: -25V to +25V
Input operating area :	-5V to +5V / with attenuator on: -25V to +25V
Input impedance :	10kOhm, 50-Ohm DC or 50-Ohm AC
Input filters :	None, 6MHz, 15MHz, 30MHz (3-pole Butterworth)
Absolute accuracy :	$\pm(500\text{mV}+0.025\% \text{ of range})$, with attenuator on: $\pm(2.5\text{mV}+0.025\% \text{ of range})$
Relative accuracy(INL):	$\pm 0.015\% \text{ of range}$
SFDR(fs = 50MHz) :	80dB @ f-in = 1MHz, Vin = 2Vpp
SINAD(fs = 50MHz) :	68dB @ f-in = 1MHz , Vin = 2Vpp

7.6 Specifications Dual reference DAC module


	Min.	Typ.	Max.
Output range	-6.5V		+6.5V
Output resolution		12.5 μ V	
Output current	-10mA		+10mA
Output accuracy		75 μ V	
Settling time (swing < 5V)		25 ms	
Output configuration:	2 wire, 4 wire		

7.7 Specifications Dual power DAC module

Output range	-13.5V	+13.5V
Output resolution	25.0 μ V	
Output current	-200mA	+200mA
Output accuracy	5 mV	
Settling time (swing < 5V)	25 ms	
Output configuration:	2 wire, 4 wire	


Appendix A: ATX7002 Connector pinning

Connector Pinning




DIO-connector pinning /DIO-200 connector pinning in "normal" mode			
pin	Description	pin	Description
1	D0, Data I/O	35	GND
2	D1, Data I/O	36	GND
3	D2, Data I/O	37	GND
4	D3, Data I/O	38	GND
5	D4, Data I/O	39	GND
6	D5, Data I/O	40	GND
7	D6, Data I/O	41	GND
8	D7, Data I/O	42	GND
9	D8, Data I/O	43	GND
10	D9, Data I/O	44	GND
11	D10, Data I/O	45	GND
12	D11, Data I/O	46	GND
13	D12, Data I/O	47	GND
14	D13, Data I/O	48	GND
15	D14, Data I/O	49	GND
16	D15, Data I/O	50	GND
17	D16, Data I/O	51	GND
18	D17, Data I/O	52	GND
19	D18, Data I/O	53	GND
20	D19, Data I/O	54	GND
21	HSO	55	GND
22	HSI1	56	GND
23	HSI2	57	GND
24	PB0 ,pattern bit	58	GND
25	PB1 ,pattern bit	59	GND
26	PB2 ,pattern bit	60	SDO0, static D output
27	PB3 ,pattern bit	61	SDO1, static D output
28	PB4 ,pattern bit	62	SDO2, static D output
29	PB5 ,pattern bit	63	SDO3, static D output
30	PB6 ,pattern bit	64	SDO4, static D output
31	PB7 ,pattern bit	65	SDO5, static D output
32	SDI0, static D input	66	SDO6, static D output
33	SDI1, static D input	67	SDO7, static D output
34	SDI2, static D input	68	SDI3, static D input

Connector Pinning




DIO-200 connector pinning in high speed mode			
pin	Description	pin	Description
1	D0, Data I/O P	35	D0, Data I/O N
2	D1, Data I/O P	36	D1, Data I/O N
3	D2, Data I/O P	37	D2, Data I/O N
4	D3, Data I/O P	38	D3, Data I/O N
5	D4, Data I/O P	39	D4, Data I/O N
6	D5, Data I/O P	40	D5, Data I/O N
7	D6, Data I/O P	41	D6, Data I/O N
8	D7, Data I/O P	42	D7, Data I/O N
9	D8, Data I/O P	43	D8, Data I/O N
10	D9, Data I/O P	44	D9, Data I/O N
11	D10, Data I/O P	45	D10, Data I/O N
12	D11, Data I/O P	46	D11, Data I/O N
13	D12, Data I/O P	47	D12, Data I/O N
14	D13, Data I/O P	48	D13, Data I/O N
15	D14, Data I/O P	49	D14, Data I/O N
16	D15, Data I/O P	50	D15, Data I/O N
17	SDI0, static D input P	51	SDI0, static D input N
18	SDI1, static D input P	52	SDI1, static D input N
19	SDI2, static D input P	53	SDI2, static D input N
20	SDI3, static D input P	54	SDI3, static D input N
21	CLK input P	55	CLK input N
22	CLK out P	56	CLK out N
23	GND	57	GND
24	GND	58	GND
25	Transmit1 (1) /Receive (0) signal 2.5 V CMOS	59	Transmit2 (1) /Receive (0) signal 2.5 V CMOS
26	SDO0, static D output P	60	SDO0, static D output N
27	SDO1, static D output P	61	SDO1, static D output N
28	SDO2, static D output P	62	SDO2, static D output N
29	SDO3, static D output P	63	SDO3, static D output N
30	SDO4, static D output P	64	SDO4, static D output N
31	SDO5, static D output P	65	SDO5, static D output N
32	SDO6, static D output P	66	SDO6, static D output N
33	SDO7, static D output P	67	SDO7, static D output N
34	Reserved P	68	Reserved N

Data I/O, SDI, CLK IN/OUT, SDO & Reserved: 2.5V LVDS signals



RS232 port pinning			
PIN	Description	PIN	Description
1	not connected	6	not connected
2	RXD	7	not connected
3	TXD	8	not connected
4	not connected	9	not connected
5	GND		



Refdac and power dac connector pinning			
PIN	Description	PIN	Description
1	+Force	3	AGND
2	+Sense	4	AGND-sense
		shield	GND

Signal dac analog output pinning			
PIN	Description	PIN	Description
1	+Force	3	AGND
2	+Sense	4	AGND-sense
		shield	GND

Dac and ADC control input pinning			
PIN	Description	PIN	Description
1	User clock	3	GND
2	Hold&reset	4	GND
		shield	GND

ADC analog input pinning			
PIN	Description	PIN	Description
1	+ input	3	- input
2	AGND	4	AGND
		shield	GND

Appendix B: Calibration procedure

Reference module (DRS):

Follow the next steps:

- Connect a sufficient accurate voltage meter at the output (Vref-1 or Vref-2). Sense lines should be connected at the input of the voltage meter;
- Start Atcom 7.0;
- Select the reference module with the command C3 (the default address of the reference module is 3);
- Connect the output with the command CC1 (connect output Vref-1) or CC0,1 (connect output Vref-2). The corresponding led should go on;
- Read the current offset calibration settings with the command COFFSET?. The ATX7002 should return two (hexadecimal) values, separated with a comma. The first value relates to Vref-1, the second to Vref-2;
- Change the offset calibration value with COFFSET till the output voltage is exactly zero volt. For calibration of Vref-1 you only need to fill in the first value (e.g. COFFSET1FA80). The second value remains unchanged. For calibration of the second value, you need to fill in both values (e.g. COFFSET1FA80,1FB40). Use the arrow (down) key of your keyboard to get the last command you send;
- Program a voltage of 5 volt on the output (command CV5 for Vref-1 or CV0,5 for Vref-2);
- Read the current gain calibration settings (command CGAIN?). The ATX7002 should return two (hexadecimal) values, separated with a comma. The first value relates to Vref-1, the second to Vref-2;
- Change the gain calibration settings with CGAIN till the output voltage is exactly 5 volt;
- Program -5 volt on the output (command CV-5 for Vref-1 or CV0,-5 for Vref-2);
- Read the current gain calibration settings (command CGAIN?). The ATX7002 should return two (hexadecimal) values, separated with a comma. The first value relates to Vref-1, the second to Vref-2;
- Change the gain calibration settings with CGAIN till the output voltage is exactly -5 volt.
- Send the command CSTORE. Calibration values will be stored in eeprom.

Power module (DPS):

Follow the next steps:

- Connect a sufficient accurate voltage meter at the output (Power1 or Power2). Sense lines should be connected at the input of the voltage meter;
- Start Atcom 7.0;
- Select the power module with the command C4 (default address of the the power module is 4);
- Connect the output with the command CC1 (connect output Power1) or CC0,1 (connect output Power2). The corresponding led should go on;
- Read the current offset calibration settings with the command COFFSET?. The ATX7002 should return two (hexadecimal) values, separated with a comma. The first value relates to Power1, the second to Power2;
- Change the offset calibration value with COFFSET till the output voltage is exactly zero volt. For calibration of Power1 you only need to fill in the first value (e.g. COFFSET1FA80). The second value remains unchanged. For calibration of the second value, you need to fill in both values (e.g. COFFSET1FA80,1EC60). Use the arrow (down) key of your keyboard to get the last command you send;
- Program 10 volt on the output (command CV10 for Power1 or CV0,10 for Power2);
- Read the current gain calibration settings (command CGAIN?). The ATX7002 should return two (hexadecimal) values, separated with a comma. The first value relates to Power1, the second to Power2;
- Change the gain calibration settings with CGAIN till the output voltage is exactly 10 volt;
- Program -10 volt on the output (command CV-10 for Power1 or CV0,-10 for Power2);

- Read the current gain calibration settings (command CGAIN?). The ATX7002 should return two (hexadecimal) values, separated with a comma. The first value relates to Power1, the second to Power2;
- Change the gain calibration settings with CGAIN till the output voltage is exactly -10 volt.
- Send the command CSTORE. Calibration values will be stored in eeprom.

DAC module (AWG18):

Follow the next steps:

- Connect a sufficient accurate voltage meter at the output. Sense lines should be connected at the input of the voltage meter;
- Start Atcom 7.0;
- Select the dac module with the command C2 (default address of the dac module is 2);
- Connect the output with the command CC1. The led should go on;
- Send the following commands: AN0, AX5 and CV0;
- Read the current offset calibration settings with the command COFFSET?. The ATX7002 should return two (hexadecimal) values, separated with a comma;
- Change the first offset calibration value with COFFSET till the output voltage is exactly zero volt. You only need to fill in the first value (e.g. COFFSET1FA80). The second value remains unchanged;
- Send the command AN5;
- Read the current gain calibration settings (command CGAIN?). The ATX7002 should return two (hexadecimal) values, separated with a comma;
- Change the first gain calibration setting with CGAIN till the output voltage is exactly 5 volt;
- Send the command AN-5;
- Change the first gain calibration setting with CGAIN till the output voltage is exactly -5 volt.
- Send the commands AN0 and CV5;
- Read the current offset calibration settings with the command COFFSET?. The ATX7002 returns two (hexadecimal) values, separated with a comma;
- Change the second offset calibration value with COFFSET till the output voltage is exactly 5 volt. You need to fill in both values (e.g. COFFSET1FA80,1EC60). Don't change the first value;
- Send the command AX10;
- Read the current gain calibration settings (command CGAIN?). The ATX7002 returns two (hexadecimal) values, separated with a comma;
- Change the second gain calibration setting with CGAIN till the output voltage is exactly 10 volt;
- Send the command AX1;
- Change the second gain calibration setting with CGAIN till the output voltage is exactly 1 volt.
- Send the command CSTORE. Calibration values will be stored in eeprom.

ADC module (WFD18):

Follow the next steps:

1. Connect the negative input (-input) to ground (ANGD);
2. Connect the positive input (+input) to the negative input;
3. Start Atcom 7.0
4. Select the adc module with the command C1 (default address of the adc module is 1);
5. Connect the ADC with the command CC1;
6. Send the command RA1;
7. Read the current offset calibration setting with the command COFFSET?;
8. Read the ADC-module voltage with the command CV?;
9. Change the offset setting till the result with command CV? is zero volt.
10. Repeat the offset calibration (step 5, 6 and 7) for ranges 2, 3 and 4 (RA2, RA3 and RA4).
11. Set the range back to range 1 (RA1);
12. Connect a low noise power supply, adjusted at 0.49V, to the positive input of the ADC (negative input is still connected to ground);

13. Measure the supplied voltage with a sufficient accurate voltage meter.
 14. Read the current gain calibration settings (CGAIN?);
 15. Read the ADC-module voltage with the command CV?;
 16. Change the gain setting till the result with command CV? is equal to the measured voltage;
 17. Send the command RA2 and adjust the power supply to 1.49 volt.
 18. Read the current gain calibration settings (CGAIN?);
 19. Change the gain setting till the result with command CV? is equal to the measured voltage;
 20. Send the command RA3 and adjust the power supply to 2.49 volt.
 21. Read the current gain calibration settings (CGAIN?);
 22. Change the gain setting till the adjust with command CV? is equal to the measured voltage;
 23. Send the command RA4 and adjust the power supply to 3.49 volt.
 24. Read the current gain calibration settings (CGAIN?);
 25. Change the gain setting till the result with command CV? is equal to the measured voltage;
- Send the command CSTORE to store the calibration values in eeprom.

Appendix C: Error Codes

The ATX7002 can display several error codes during the self-test. The following error codes can be displayed:

Error code	Description
-1, -2 and -3	Controller error
-4	Parameter out of range for active module
-5	Module eeprom verify error
-6	Module hardware failure
-7	Module RAM failure
-8	Voltage test failure for active module
-9	Invalid configuration detected

Appendix D: Cross reference

A		IO	43
A/D converter test	3	IOHS	43
A/D dynamical test	3, 25	M44	
A/D ramp test	3, 18, 25	ML	44
A/D statistical and noise test	3, 25	MLOCK	45
analog gain	27	MMA	45
analog utilization	16	MMD	45
B		MML	45
Baudrate	30	MMR	45
bit-size	35	MMS	46
C		MMW	46
capture memory	3, 15, 44, 47, 52	MT	46
size	15	MX	46
Clock source	34	OL	46
command reference	23	OM	47
command syntax	26	PBA	47
commands		PBC	47
AF	27	PBE	48
AG	27	PBR	49
AI	27	PMODE	49
AN	28	RA	50
AO	28	S2C	50
AS	28	SC	50
AU	29	SDI	50
AX	29	SDO	50
AZ	29	SF	51
C 29		SL	51
CBAUD	30	SS	51
CC	30	SW	52
CCLKD	31	TC	52
CDIOV	32	TO	52
CGAIN	32	TS	52, 53
CIEEE	32, 33	TST	53
CLKD	31	WAIT	53
CMOD	33	cycle time	16
COFFSET	33	D	
CS	34	D/A converter test	3
CSTORE	34	D/A dynamical test	4, 25
CV	34	D/A ramp test	3, 25
DB	35	device offset gain	38
DEM	35	digital offset	17, 36
DIOM	35	E	
DIOV	35	execute measurement	46
DIV	35	F	
DL	36	fill stimulus memory	51
DN	36	full scale	
DO	36	analog	27
DS	36	full scale value	27
DT	37	G	
DX	37	gain	27
<u>FS</u>	37	I	
GA	38	identification string	38
GO	38		
HM	38		
ID	38		
IM	39		

L			
latency		15, 36	
loops		15	
M			
measurement loops		15, 44	
measurement results		47	
measurement type		46	
O			
offset			
analog		16, 28	
device input		27	
digital		17, 36	
offset correction		37	
offset gain		38	
offset voltage		16	
P			
pattern bit generator		47, 49	
pipelining		<i>see</i> latency	
programmable clock		3, 53	
proportional ramp		18	
R			
ramp stimulus			
analog		18	
digital		19	
end value		19, 37	
endvoltage		19, 29	
start value		19, 36	
			startvoltage 19, 28
			range 3
			reset values 25
			results 47
S			
sample-time			<i>see</i> cycle time
settle conversions			18
settle loops			15, 18, 51
sine stimulus			
analog			16, 28
digital			17, 36
static data bits			50, 51
statistical parameters			3
stimulisteps			15, 19, 51
stimulus memory			3, 4, 15, 16, 17, 19, 20, 25, 28, 36, 37, 51, 52
fill			16
stimulus signal			15
definition			15
sweeps			3, 52
T			
testmethods			3
trigger			3
U			
unrecognized command			35
Z			
zero scale			
analog			29