

# COM-1505SOFT INTEGRATED PSK MODEM VHDL source code overview / IP core

### Overview

The COM-1505SOFT is a complete PSK modem written in VHDL, including PSK modulation, demodulation, convolutional error correction encoding and decoding, scrambling, HDLC framing, TCP-IP network interface and USB 2.0 interface. It is designed to be embodied within a single low-cost FPGA such as the Xilinx Spartan-6 LX45.

The entire **VHDL source code** is included.

#### Key features and performance:

- PSK (BPSK, QPSK, OQPSK) modulation
- Continuous mode operation (i.e. Burst mode is not supported)
- Convolution error correction, rates 1/2, 2/3, 3/4, 5/6 and 7/8.
- Overall performance: 2.10<sup>-5</sup> BER @ 4dB Eb/No for K=7 rate <sup>1</sup>/<sub>2</sub> FEC.
- Serial HDLC to transmit empty frames over the synchronous link when no payload data is available.
- V.35 scrambling to randomize the modulated data stream.
- Maximum encoded data rate of 25 Msymbols/s when using a 100 MHz FPGA processing clock.
- User interfaces:
  - Synchronous serial with elastic buffer or
  - GbE TCP-IP server
  - USB 2.0 FS/HS
- Demodulator performance:
  - BER: < 0.5 dB implementation losses w.r.t. theory
  - Programmable frequency acquisition range.

- Demodulator acquisition threshold (uncoded) Eb/No = 2dB
- Ancillary components are also included for streaming, test signal generation and bit error rate measurement.
- Drivers for the high-speed and auxiliary DACs and ADCs are included for a seamless interface with popular Analog Devices analog/digital converters

### **Target Hardware**

The code is written in generic VHDL so that it can be ported to a variety of FPGAs. The code is developed and tested on a Xilinx Spartan-6 FPGA.

It can be easily ported to any Xilinx Kintex 7, Virtex-6, Virtex-5, Spartan-6 FPGAs and other FPGAs.

# **Overall Block Diagrams**



Demodulator connectivity

MSS • 18221-A Flower Hill Way • Gaithersburg, Maryland 20879 • U.S.A. Telephone: (240) 631-1111 Facsimile: (240) 631-1676 <u>www.ComBlock.com</u> © MSS 2013 Issued 4/2/2013



Modulator connectivity

#### Synthesis-time configuration parameters

In the *COM1505.vhd* component, set the **OPTION** constant as

-A for LAN and USB interfaces

-B for synchronous serial (clk + data + cts) and USB interfaces

-C for synchronous serial (clk + data), no HDLC.

#### **Run-time configuration parameters**

The user can set and modify the following controls at run-time through 8-bit control registers REGx, as listed below.

The baseline code is written so that control registers REGx are written by an external microcontroller through a simple 8-bit address/data bus. See process UC\_WRITE\_001.

Transmitter	
Parameters	Configuration
Input selection / format, test modes	Select the origin of the transmitter input data stream.
	0 = high-speed USB, 8-bit parallel
	1 = LAN/TCP-IP, port 1024 (through Ethernet adapter), 8-bit parallel
	2 = 1-bit synchronous serial
	3 = internal PRBS-11 test sequence
	5 = unmodulated carrier
	8-bit parallel input bytes are transmitted MSb first.
	REG5(3:0)

FEC convolutional encoder				
Parameters	Configuration			
Constraint	0001 = (K = 7, R = 1/2, Intelsat)			
length K and rate R	0010 = (K = 7, R = 2/3, Intelsat)			
Tate K	0011 = (K = 7, R = 3/4, Intelsat)			
	0100 = (K = 7, R = 5/6, Intelsat)			
	0101 = (K = 7, R = 7/8, Intelsat)			
	REG12(4:1)			
Differential Encoding	Differential encoding is useful in removing phase ambiguities at the PSK demodulator, at the expense of doubling the bit error rate.			
	When enabled, the differential decoding must be enabled at the receiving end.			
	There is no need to use the differential encoding to remove phase ambiguities at the PSK demodulator when the Viterbi decoder and HDLC decoder are enabled.			
	0 = disabled			
	1 = enabled			
	REG12(5)			
Bypass FEC	0 = encoding enabled			
encoding	1 = bypass			
	REG12(6)			
V.35/Intelsat	0 = enabled			
IESS 308	1 = bypass			
before FEC	REG12(7)			
encoding				
PSK Modula	ator			
Parameters	Configuration			
Processing clock f <sub>clk_tx</sub>	Modulator processing clock. Also serves as DAC sampling clock.			
	20-bit unsigned integer expressed as $f_{clk_tx} * 2^{20} / 300$ MHz.			
	120 MHz maximum.			
	20 MHz recommended minimum			
	REG0 = bits 7-0 (LSB)			
	REG1 = bits 15 - 8 (MSB)			
	REG2(3:0) = bits 19 – 16 (MSB)			

Internal/External frequency reference	0 = internal. Use the internal 60 MHz clock (from the USB PHY) as frequency reference
	1 = external. Use the 10 MHz clock externally supplied through the J7
	SMA connector as frequency
	REG2(7)
Symbol rate	The modulator symbol rate is in the
f <sub>symbol rate</sub> tx	form $\mathbf{f}_{symbol rate tx} = \mathbf{f}_{clk\_tx} / 2^n$ where n ranges from 1 ( $\mathbf{f}_{clk\_tx}$ is twice the symbol rate) to 15 (symbol rate = $\mathbf{f}_{clk\_tx} / 65536$ ).
	n is defined in REG3(3:0)
Modulation type	0 = BPSK
51	1 = OPSK
	2 = OOPSK
	REG4(5:0)
Spectrum inversion	Invert Q bit. This is helpful in compensating any frequency spectrum inversion occurring in a subsequent RF frequency translation. 0 = off
	1 = on
	REG4(6)
Channel filter enabled	0 = enable the spectrum shaping filters (root raised cosine, interpolation)
	1 = bypass the spectrum shaping filters. (special use in applications when a root raised cosine filter is not used in the demodulator.) REG4(7)
Signal gain	Signal level. 16-bit unsigned integer. The maximum level should be adjusted to prevent saturation. The settings may vary slightly with the selected symbol rate. Therefore, we recommend <u>checking for saturation at</u> <u>the D/A converter</u> when changing either the symbol rate or the signal gain. REG6 = bits 7-0 (LSB) REG7= bits 15-8 (MSB)

Output Center frequency (f <sub>cout</sub> )	Frequency translation. 32-bit signed integer (2's complement representation) expressed as $f_{cout} * 2^{32} / f_{clk_tx}$ REG8 = bits 7-0 (LSB) REG9 = bits 15 - 8 REG10 = bits 23 - 16 REG11 = bits 31 - 23 (MSB)
Input bit	Option -C only
rate	Set the nominal input bit rate in order to generate a regular bit clock to the data source. Must be consistent with the modulator symbol rate, modulation type and FEC rate.
	Example: 2 Mbps : x051EB852
	$\mathbf{f}_{input bit rate tx} * 2^{32} / \mathbf{f}_{clk_rx}$
	REG13 = bits 7-0 (LSB)
	REG14 = bits 15 - 8
	REG15 = bit 23 - 16
	REG16 = bit 31 – 23 (MSB)
External transmitter gain control	When using an external transceiver such as the COM-350x family, the transmitter gain can be controlled through the $TX\_GAIN\_CNTRL1$ analog output signal. Range 0 – 3.3V. REG17 = bits 7-0 (LSB) REG18(3:0) = bits 11-8
External	REG19(0): TX_ENB
transmitter controls	$REG19(1) = RX_TXN$

Receiver				
PSK Demodulator				
Parameters	Configuration			
Processing clock	The demodulator processing clock also serves as A/D converter sampling clock.			
	It can be generated within the FPGA or externally.			
	Code baseline $\mathbf{f}_{clk_rx} = 100 \text{ MHz}$			
	Note: when using IF undersampling, a dedicated oscillator is recommended as the FPGA- generated clock may show excessive jitter (which translates into phase noise).			
Nominal symbol rate	The demodulator nominal symbol rate is in the form $f_{symbol rate rx} * 2^{32}$ /			
▲symbol rate rx	$\frac{clk_rx}{REG25} = bits 7-0 (LSB)$			
	REG26 = bits 15 - 8			
	REG27 = bit 23 – 16			
	REG28 = bit 31 – 23 (MSB)			
Nominal Center frequency ( <b>f</b> <sub>c_rx</sub> )	Expected center frequency of the received signal. 32-bit signed integer (2's complement representation) expressed as $f_{c_rx} * 2^{32} / f_{clk_rx}$ .			
	In the case of IF undersampling, the residual intermediate frequency is removed here. For example, in the case of a 125 MHz IF signal sampled at 100 Msamples/s, the 25 MHz residual frequency is removed here by entering 0x40000000.			
	REG29 = bit 7-0 (LSB) REG30 = bit 15 - 8 REG31 = bit 23 - 16 REG32 = bit 31 - 23 (MSB)			
Modulation type	0 = BPSK 1 = QPSK 2 = OQPSK REG33(5:0)			

Spectrum inversion	Invert Q bit. This is helpful in compensating any frequency spectrum inversion occurring during RF frequency translations.
	0 = off
	1 = on
	REG33(6)
High SNR	To minimize the false lock probability at high SNR, set this bit to '1' when Eb/No is likely to exceed 10dB. To emphasize operation at very low Eb/No, set this bit to '0' REG33(7)
Frequency acquisition range (scan)	The demodulator natural frequency acquisition range is around 1% of the symbol range (depending on modulation, SNR). The frequency acquisition range can be extended by frequency scanning. Scanning steps are spaced ( $f_{symbol rate rx}$ /512) apart. The user can thus trade-off acquisition time versus frequency acquisition range by specifying the number of scanning steps here. For example, 52 steps yield a frequency acquisition range of +/-( $f_{symbol rate rx}$ *0.10)
	REG24
AGC response time	Users can to optimize the AGC response time while avoiding instabilities (depends on external factors such as gain signal filtering at the RF front-end and symbol rate). The response time is approximately: 0 = 8 symbols, 1 = 16 symbols, 2 = 32 symbols, 3 = 64 symbols, etc 10 = every thousand symbols. Valid range 0 to 14. REG34(4:0) 0 = internal AGC
AGC internal	0 = internal AGC
/ external	1 = external AGC When selecting internal AGC mode, the user is responsible for avoiding saturation at or prior to the A/D converter.
	The internal AGC maximum gain is 256 in amplitude (48 dB in power). Therefore, it is recommended to keep the input samples amplitude between maximum and maximum/256. In the input dynamic range is larger, please adjust the INTERNAL_AGC_005 process within <i>RECEIVER1.vhd</i> .

Input selection0 = digital real 12-bit unsigned samples, right connector, COM-3504 transceiver. Use in the case of IF input signal.1 = digital complex 2*12-bit unsigned samples, right connector, COM-3504 transceiver Use in case of baseband (near-zero center frequency) input signal.7 = internal loopback mode, from modulator. REG35(2:0)Viterbi FEC-ParametersConfigurationConstraint length K and rate R0001 = (K = 7, R=1/2, Intelsat) 0010 = (K = 7, R=3/4, Intelsat) 0101 = (K = 7, R=7/8, Intelsat) 1010 = (K = 7, R=7/8, Intelsat) REG37(5)V.35/Intelsat ESS 308 descrambling after FEC decoding0 = enabled 1 = bypass REG37(7)Dutput selection0 = dicoding enabled 1 = bypass REG37(7)Output selection0 = dicoding enabled 1 = bypass REG37(7)Output selection0 = high-speed USB, 8-bit parallel 1 = bypass REG36(2:0)Parameters tehrenet adapter), 8-bit parallel 2 = 1-bit synchronous serial 3 = exclusively to the BER measurement REG36(2:0)Prandress (when connected to Gbit thernet adapter), 8-bit parallel 3 = exclusively to the BER measurement REG36(2:0)Parameters (bother tehrenet adapter), 8-bit parallel 3 = exclusively to the BER measurement REG36(2:0)Parameters (when connected to Gbit tehrenet tehrenet HY like COMI- S102,COMI- S102,COMI- S1002,		REG34(7)				
1 = digital complex 2*12-bit unsigned samples, right connector, COM-3504 transceiver Use in case of baseband (near-zero center frequency) input signal.7 = internal loopback mode, from modulator. REG35(2:0)Viterbi FEC tecoderParametersConfigurationConstraint length K and rate R0001 = (K = 7, R=1/2, Intelsat) 0010 = (K = 7, R=2/3, Intelsat) 0010 = (K = 7, R=3/4, Intelsat) 0100 = (K = 7, R=5/6, Intelsat) 0101 = (K = 7, R=7/8, Intelsat) 0100 = (K = 7, R=7/8, Intelsat) 0101 = (K = 7, R=7/8, Intelsat) 0101 = (K = 7, R=7/8, Intelsat) REG37(4:1)Differential Decoding0 = disabled 1 = enabled REG37(5)V.35/Intelsat IESS 308 descrambling after FEC decoding0 = decoding enabled 1 = bypass REG38(7)Output selection0 = decoding enabled 1 = bypass REG38(7)Output selection0 = high-speed USB, 8-bit parallel 1 = LAN/TCP-IP, port 1024 (through Ethernet adapter), 8-bit parallel 2 = 1-bit synchronous serial 3 = exclusively to the BER measurement REG36(2:0)Network Interface ParametersConfiguration IP address. (when connected to Gbit EthernetIP address (Gbit Ethernet PHY like COM- 5102, REG41: MSB COM- 5104, REG42REG42	Input selection	0 = digital real 12-bit unsigned samples, right connector, COM-3504 transceiver. Use in the case of IF input signal.				
7 = internal loopback mode, from modulator.REG35(2:0)Viterbi FECecoderParametersConfigurationConstraint length K and rate R0001 = (K = 7, R=1/2, Intelsat) 0010 = (K = 7, R=2/3, Intelsat) 0101 = (K = 7, R=3/4, Intelsat) 0100 = (K = 7, R=5/6, Intelsat) 0101 = (K = 7, R=7/8, Intelsat) 0101 = (K = 7, R=7/8, Intelsat) 0101 = (K = 7, R=7/8, Intelsat) 		<ul> <li>1 = digital complex 2*12-bit unsigned samples, right connector, COM-3504 transceiver</li> <li>Use in case of baseband (near-zero center frequency) input signal.</li> </ul>				
REG35(2:0)           Viterbi FEC         Configuration           Constraint length K and rate R         0001 = (K = 7, R=1/2, Intelsat) 0010 = (K = 7, R=2/3, Intelsat) 0011 = (K = 7, R=3/4, Intelsat) 0100 = (K = 7, R=5/6, Intelsat) 0101 = (K = 7, R=7/8, Intelsat) 0101 = (K = 7, R=7/8, Intelsat) REG37(4:1)           Differential Decoding         0 = disabled 1 = enabled REG37(5)           V.35/Intelsat         0 = disabled 1 = enabled           REG37(5)         0 = enabled           V.35/Intelsat         0 = decoding enabled           Bypass FEC decoding         0 = decoding enabled           Bypass FEC decoding         0 = decoding enabled           1 = bypass REG38(7)         0 = high-speed USB, 8-bit parallel           1 = LAN/TCP-IP, port 1024 (through Ethernet adapter), 8-bit parallel         1 = LAN/TCP-IP, port 1024 (through Ethernet adapter), 8-bit parallel           2 = 1-bit synchronous serial 3 = exclusively to the BER measurement REG36(2:0)         3 = exclusively to the BER measurement REG36(2:0)           IP address (when connected to Gbit         Example : 0x AC 10 01 80 designates address 172.16.1.128           The new address becomes effective immediately (no need to reset the immediately (no need to r		7 = internal loopback mode, from modulator.				
Viterbi FEC tecoderParametersConfigurationConstraint length K and rate R $0001 = (K = 7, R=1/2, Intelsat)$ $0010 = (K = 7, R=2/3, Intelsat)$ $0101 = (K = 7, R=3/4, Intelsat)$ $0100 = (K = 7, R=5/6, Intelsat)$ $0101 = (K = 7, R=7/8, Intelsat)$ $0101 = (K = 7, R=7/8, Intelsat)$ $REG37(4:1)$ Differential Decoding0 = disabled 1 = enabled REG37(5)V.35/Intelsat IESS 308 descrambling after FEC decoding0 = enabled 1 = bypass REG37(7)Bypass FEC decoding0 = decoding enabled 1 = bypass REG38(7)Output selection0 = high-speed USB, 8-bit parallel 1 = LAN/TCP-IP, port 1024 (through Ethernet adapter), 8-bit parallel 2 = 1-bit synchronous serial 3 = exclusively to the BER measurement REG36(2:0)Network IntertactConfigurationIP address (when connected to Gbit Hethernet4-byte IPv4 address. Example : 0x AC 10 01 80 designates address 172.16.1.128The new address becomes effective immediately (no need to reset the COM- S102,REG41: MSB REG42		REG35(2:0)				
ParametersConfigurationConstraint length K and rate R $0001 = (K = 7, R=1/2, Intelsat)$ $0010 = (K = 7, R=2/3, Intelsat)$ $0011 = (K = 7, R=3/4, Intelsat)$ $0100 = (K = 7, R=5/6, Intelsat)$ $0101 = (K = 7, R=7/8, Intelsat)$ $REG37(4:1)$ Differential Decoding0 = disabled 1 = enabled 	Viterbi FEC	decoder				
Constraint length K and rate R $0001 = (K = 7, R=1/2, Intelsat)$ $0010 = (K = 7, R=2/3, Intelsat)$ $0101 = (K = 7, R=3/4, Intelsat)$ $0100 = (K = 7, R=5/6, Intelsat)$ $0101 = (K = 7, R=7/8, Intelsat)$ $REG37(4:1)$ Differential Decoding $0 = disabled$ $1 = enabled$ $REG37(5)$ V.35/Intelsat IESS 308 descrambling after FEC decoding $0 = enabled$ $1 = bypass$ $REG37(7)$ Bypass FEC decoding $0 = decoding enabled$ $1 = bypass$ $REG38(7)$ Output selection $0 = high-speed USB, 8-bit parallel1 = LAN/TCP-IP, port 1024 (throughEthernet adapter), 8-bit parallel2 = 1-bit synchronous serial3 = exclusively to the BER measurementREG36(2:0)Network Int=trace4-byte IPv4 address.(whenconnectedto GbitEthernetIP address(whenconnectedto Gbit4-byte IPv4 address.Example : 0x AC 10 01 80 designatesaddress 172.16.1.128IP 40hol72REG41: MSBCOM-COM-5104REG42$	Parameters	Configuration				
rate Roore(R = 7, R = 3/4, Intelsa) $0011 = (K = 7, R = 3/4, Intelsat)$ $0100 = (K = 7, R = 3/4, Intelsat)$ $0100 = (K = 7, R = 5/6, Intelsat)$ $0101 = (K = 7, R = 7/8, Intelsat)$ REG37(4:1) $0 = disabled$ Decoding $0 = disabled$ $1 = enabled$ $REG37(5)$ V.35/Intelsat $0 = enabled$ IESS 308 $1 = bypass$ descrambling $1 = bypass$ after FEC $REG37(7)$ decoding $0 = decoding enabled$ $1 = bypass$ $REG38(7)$ Output $0 = high-speed$ USB, 8-bit parallel $selection$ $0 = high-speed$ USB, 8-bit parallel $2 = 1$ -bit synchronous serial $3 = exclusively to the BER measurement$ $REG36(2:0)$ Network InterfaceParametersConfigurationIP address $4$ -byte IPv4 address.(when $CoM_1$ connected $1be new address becomes effectiveimmediately (no need to reset thePHY likeCoM-6COM-5REG42$	Constraint length K and	0001 = (K = 7, R=1/2, Intelsat) 0010 = (K = 7, R=2/3, Intelsat)				
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	rate R	0011 = (K = 7, R = 3/4, Intelsat)				
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		0100 = (K = 7, R = 5/6, Intelsat)				
REG37(4:1)Differential Decoding0 = disabled 1 = enabled REG37(5)V.35/Intelsat 		0101 = (K = 7, R = 7/8, Intelsat)				
Differential Decoding0 = disabledDecoding1 = enabledREG37(5)V.35/Intelsat I = bypassV.35/Intelsat IESS 308 descrambling after FEC decoding0 = enabledBypass FEC decoding0 = decoding enabled 1 = bypassBypass FEC decoding0 = decoding enabled 1 = bypassOutput selection0 = high-speed USB, 8-bit parallel 1 = LAN/TCP-IP, port 1024 (through Ethernet adapter), 8-bit parallel 2 = 1-bit synchronous serial 3 = exclusively to the BER measurement REG36(2:0)Network InterfaceParametersConfigurationIP address (when connected to Gbit4-byte IPv4 address. example : 0x AC 10 01 80 designates address 172.16.1.128IP address (When connected to GbitThe new address becomes effective immediately (no need to reset the ComBlock).COMI- 5102, COMI-REG42		REG37(4:1)				
Decoding1 = enabled REG37(5)V.35/Intelsat IESS 308 descrambling after FEC decoding0 = enabled 1 = bypass REG37(7)Bypass FEC decoding0 = decoding enabled 1 = bypass REG38(7)Output selection0 = high-speed USB, 8-bit parallel 1 = LAN/TCP-IP, port 1024 (through Ethernet adapter), 8-bit parallel 2 = 1-bit synchronous serial 3 = exclusively to the BER measurement REG36(2:0)Network InterfaceConfigurationIP address (when connected to Gbit Ethernet4-byte IPv4 address. Example : 0x AC 10 01 80 designates address becomes effective immediately (no need to reset the ComBlock).IP HY like COM- 5102,REG41: MSB REG42	Differential	0 = disabled				
REG37(5)V.35/Intelsat IESS 308 descrambling after FEC decoding0 = enabled 1 = bypass REG37(7)Bypass FEC decoding0 = decoding enabled 1 = bypassBypass FEC decoding0 = decoding enabled 1 = bypassOutput selection0 = high-speed USB, 8-bit parallel 1 = LAN/TCP-IP, port 1024 (through Ethernet adapter), 8-bit parallel 2 = 1-bit synchronous serial 3 = exclusively to the BER measurement REG36(2:0)Network InterfaceConfigurationIP address (when connected to Gbit Ethernet4-byte IPv4 address. Example : 0x AC 10 01 80 designates address 172.16.1.128IP HY like COM- 5102,The new address becomes effective immediately (no need to reset the ComBlock).COM- 5102,REG41: MSB REG42	Decoding	1 = enabled				
V.35/Intelsat IESS 308 descrambling after FEC decoding0 = enabled 1 = bypass REG37(7)Bypass FEC decoding0 = decoding enabled 1 = bypass REG38(7)Output selection0 = high-speed USB, 8-bit parallel 1 = LAN/TCP-IP, port 1024 (through Ethernet adapter), 8-bit parallel 2 = 1-bit synchronous serial 3 = exclusively to the BER measurement REG36(2:0)Network InterfaceConfigurationIP address (when connected to Gbit4-byte IPv4 address. Example : 0x AC 10 01 80 designates address 172.16.1.128IP address (When connected to GbitThe new address becomes effective immediately (no need to reset the ComBlock).COMI- 5102, COMI-REG42		REG37(5)				
IESS 308 descrambling after FEC decoding1 = bypass REG37(7)Bypass FEC decoding0 = decoding enabled 1 = bypass REG38(7)Output selection0 = high-speed USB, 8-bit parallel 1 = LAN/TCP-IP, port 1024 (through Ethernet adapter), 8-bit parallel 2 = 1-bit synchronous serial 3 = exclusively to the BER measurement REG36(2:0)Network Int=ConfigurationIP address (when connected to Gbit4-byte IPv4 address. Example : 0x AC 10 01 80 designates address 172.16.1.128PHY like COM- 5102,The new address becomes effective immediately (no need to reset the ComBlock).COM- 5102,REG41: MSB REG42	V.35/Intelsat	0 = enabled				
descrambling after FEC decodingREG37(7)Bypass FEC decoding0 = decoding enabled 1 = bypass REG38(7)Output selection0 = high-speed USB, 8-bit parallel 1 = LAN/TCP-IP, port 1024 (through Ethernet adapter), 8-bit parallel 2 = 1-bit synchronous serial 3 = exclusively to the BER measurement REG36(2:0)Network InterfaceConfigurationIP address (when connected to Gbit4-byte IPv4 address. address lethernet : 0x AC 10 01 80 designates address i 172.16.1.128IP HY like COM- FUNDALThe new address becomes effective immediately (no need to reset the ComBlock).COM- 5102, COM-REG42	IESS 308	1 = bypass				
Bypass FEC decoding0 = decoding enabled 1 = bypass REG38(7)Output selection0 = high-speed USB, 8-bit parallel 1 = LAN/TCP-IP, port 1024 (through Ethernet adapter), 8-bit parallel 2 = 1-bit synchronous serial 3 = exclusively to the BER measurement REG36(2:0)Network InterfaceParametersConfigurationIP address (when connected to Gbit4-byte IPv4 address. Example : 0x AC 10 01 80 designates address becomes effective immediately (no need to reset the ComBlock).PHY like COM- S104)The new address REG42	after FEC decoding	REG37(7)				
decoding1 = bypassREG38(7)Output selection0 = high-speed USB, 8-bit parallel 1 = LAN/TCP-IP, port 1024 (through Ethernet adapter), 8-bit parallel 	Bypass FEC	0 = decoding enabled				
REG38(7)Output selection0 = high-speed USB, 8-bit parallel 1 = LAN/TCP-IP, port 1024 (through Ethernet adapter), 8-bit parallel 2 = 1-bit synchronous serial 3 = exclusively to the BER measurement REG36(2:0)Network InterfaceParametersConfigurationIP address (when connected to Gbit Ethernet4-byte IPv4 address. address lethernet = 0x AC 10 01 80 designates address lethernetPHY like COM- 5102,The new address becomes effective immediately (no need to reset the ComBlock).COM- 5102,REG41: MSB REG42	decoding	1 = bypass				
Output selection0 = high-speed USB, 8-bit parallel 1 = LAN/TCP-IP, port 1024 (through Ethernet adapter), 8-bit parallel 2 = 1-bit synchronous serial 3 = exclusively to the BER measurement REG36(2:0)Network InterfaceParametersConfigurationIP address (when connected to Gbit4-byte IPv4 address.Ethernet PHY like COM- 5102,The new address becomes effective immediately (no need to reset the ComBlock).COM- 5102,REG41: MSB REG42		REG38(7)				
selection1 = LAN/TCP-IP, port 1024 (through Ethernet adapter), 8-bit parallel 2 = 1-bit synchronous serial 3 = exclusively to the BER measurement REG36(2:0)Network InterfaceParametersConfigurationIP address (when connected to Gbit Ethernet4-byte IPv4 address. (when Example : 0x AC 10 01 80 designates address 172.16.1.128The new address becomes effective immediately (no need to reset the ComBlock).The new address ComBlock).Flue (OM- S102, COM- (COM- D140)REG42	Output	0 = high-speed USB, 8-bit parallel				
2 = 1-bit synchronous serial 3 = exclusively to the BER measurement REG36(2:0)Network InterfaceParametersConfigurationIP address (when connected to GbitEthernet PHY like COM- 5102,COM- SUBJERCombine Combin	selection	1 = LAN/TCP-IP, port 1024 (through Ethernet adapter), 8-bit parallel				
3 = exclusively to the BER measurement REG36(2:0)Network InterfaceParametersConfigurationIP address4-byte IPv4 address.(whenExample : 0x AC 10 01 80 designates address 172.16.1.128to GbitThe new address becomes effective immediately (no need to reset the 		2 = 1-bit synchronous serial				
REG36(2:0)Network InterfaceParametersConfigurationIP address4-byte IPv4 address.(whenExample : 0x AC 10 01 80 designatesconnectedaddress 172.16.1.128to GbitThe new address becomes effectiveEthernetThe new address becomes effectivePHY likeComBlock).5102,REG41: MSBCOM-REG42		3 = exclusively to the BER measurement				
Network InterfaceParametersConfigurationIP address4-byte IPv4 address.(whenExample : 0x AC 10 01 80 designatesconnectedaddress 172.16.1.128to GbitThe new address becomes effectiveEthernetimmediately (no need to reset theCOM-ComBlock).5102,REG41: MSBCOM-REG42		REG36(2:0)				
ParametersConfigurationIP address4-byte IPv4 address.(whenExample : 0x AC 10 01 80 designatesconnectedaddress 172.16.1.128to GbitThe new address becomes effectiveEthernetImmediately (no need to reset theCOM-ComBlock).5102,REG41: MSBCOM-REG42	Network Inte	erface				
IP address4-byte IPv4 address.(whenExample : 0x AC 10 01 80 designatesconnectedaddress 172.16.1.128to GbitThe new address becomes effectiveEthernetimmediately (no need to reset theCOM-ComBlock).5102,REG41: MSBCOM-REG42	Parameters	Configuration				
(when connected to GbitExample : 0x AC 10 01 80 designates address 172.16.1.128Ethernet PHY like COM- 5102,The new address becomes effective immediately (no need to reset the ComBlock).5102, COM- S104)REG42	IP address	4-byte IPv4 address.				
connected to Gbitaddress 172.16.1.128EthernetThe new address becomes effective immediately (no need to reset the ComBlock).PHY like COM-ComBlock).5102, COM-REG41: MSBCOM- 5104)REG42	(when	Example : 0x AC 10 01 80 designates				
EthernetThe new address becomes effectivePHY likeimmediately (no need to reset the ComBlock).5102,REG41: MSBCOM-REG42	connected to Gbit	address 172.16.1.128				
PHY like COM-immediately (no need to reset the ComBlock).5102, COM- 	Ethernet	The new address becomes effective				
COM- 5102, REG41: MSB COM- 5104) REG42	PHY like	Immediately (no need to reset the				
COM- 5104)	COM-	RFG41: MSB				
<b>5104</b> )	5102, COM-	REG42				
REG43	5104)	RFG43				
		REG44: LSB				
		REG44: LSB				

(Re-)Writing to the last control register REG44 is recommended after a configuration change to enact the change.

## **Configuration example 1**

#### Modulator:

2 Msymbols/s modulation, BPSK, convolutional encoding K=7 R=1/2, PRBS-11 test sequence, baseband (0Hz) complex (I/Q) modulated output signal.

#### Demodulator:

2 Msymbols/s, BPSK, convolutional encoding K=7 R=1/2, internal AGC with response speed 8, internal loopback mode, demodulated data directly to BER measurement.

IP address 172.16.1.128

MAC address: 00 01 02 03 04 05

UNI1505 P:	SK MOO	lem, Conv	olution/	nal FEC, T	CP-IP I	Network I	💶
Registers							
s	All regis	ter values	in HEX				
Reg 0	D0	Reg 13	00	Reg 26	B8	Reg 39	00
Reg 1	69	Reg 14	00	Reg 27	1E	Reg 40	00
Reg 2	03	Reg 15	00	Reg 28	05	Reg 41	AC
Reg 3	05	Reg 16	00	Reg 29	00	Reg 42	10
Reg 4	00	Reg 17	00	Reg 30	00	Reg 43	01
Reg 5	03	Reg 18	00	Reg 31	00	Reg 44	80
Reg 6	30	Reg 19	00	Reg 32	00	Reg 45	00
Reg 7	75	Reg 20	00	Reg 33	00	Reg 46	01
Reg 8	00	Reg 21	00	Reg 34	08	Reg 47	02
Reg 9	00	Reg 22	00	Reg 35	07	Reg 48	03
Reg 10	00	Reg 23	00	Reg 36	03	Reg 49	04
Reg 11	00	Reg 24	00	Reg 37	02		
Reg 12	02	Reg 25	52	Reg 38	00		
Configurat Configurat	ion ion optic	on current	ly loade	d: , rev 1			
	Apply	/	O	k	Ca	ancel	



Typical RF output spectrum (after D/A conversion and direct RF modulation)

### **Configuration example 2**

#### Modulator:

144 Ksymbols/s modulation, BPSK, convolutional encoding K=7 R=1/2, from LAN/TCP-IP, baseband (0Hz) complex (I/Q) modulated output signal.

#### Demodulator:

144 Ksymbols /s, BPSK, convolutional encoding K=7 R=1/2, internal AGC with response speed 8, internal loopback mode, demodulated data to LAN/TCP-IP

IP address 172.16.1.128 MAC address: 00 01 02 03 04 05

-Registers-	All regi	ister values	in HEX				
Peg 0	A2	Peg 13	00	Peg 26	SE	Deg 30	00
Keyu	H2	Key IS	00	Key 20	<u> </u>	Key 35	00
Reg 1	EE	Reg 14	00	Reg 27	5E	Reg 40	00
Reg 2	03	Reg 15	00	Reg 28	00	Reg 41	AC
Reg 3	09	Reg 16	00	Reg 29	00	Reg 42	10
Reg 4	00	Reg 17	00	Reg 30	00	Reg 43	01
Reg 5	01	Reg 18	00	Reg 31	00	Reg 44	80
Reg 6	30	Reg 19	00	Reg 32	00	Reg 45	00
Reg 7	75	Reg 20	00	Reg 33	00	Reg 46	01
Reg 8	00	Reg 21	00	Reg 34	08	Reg 47	02
Reg 9	00	Reg 22	00	Reg 35	07	Reg 48	03
Reg 10	00	Reg 23	00	Reg 36	01	Reg 49	04
Reg 11	00	Reg 24	00	Reg 37	02		
Reg 12	02	Reg 25	31	Reg 38	00		
Configurati Configurati	on on opt	ion currentl	ly loade	d:, rev 1			
	Арр	ly	0	k	Ca	ancel	

## **Configuration example 3**

Same as above with 70 MHz IF input (requires an external anti-aliasing bandbass filter) Set REG32/31/30/29 to B3 33 33 33 (-30 MHz).

### **Status Registers**

The baseline code is written so that 8-bit status registers SREGx are read by an external microcontroller through an 8-bit address/data bus. See process UC\_READ\_001.

Digital status	registers are read-only.				
PSK/QAM/APSK Demodulator Monitoring					
Parameters	Monitoring				
Front-end AGC	8-bit unsigned value prior to DAC conversion to RX_AGC1. Inverted scale: 0 is for the maximum gain. SREG10				
Carrier frequency offset (fcdelta)	Residual frequency offset with respect to the nominal carrier frequency. 24-bit signed integer (2's complement) expressed as fcdelta * $2^{24}$ / $f_{clk_rx}$ . SREG11 = LSB SREG12 SREG13 = MSB				
Carrier tracking loop lock status	Lock is declared if the standard deviation of the phase error is less than 25deg rms. 0 = unlocked 1 = locked SREG14(0)				
Inverse SNR	A measure of noise over signal power. 0 represents a noiseless signal. Valid only when demodulator is locked. SREG15				
Viterbi FEC d	ecoder monitoring				
Parameters	Monitoring				
Synchronized	(FEC_DEC_LOCK_STATUS variable) Solid '1' when the Viterbi decoder is locked. '0' or toggling when unlocked. SREG14(1)				
Decoder built-in BER	The Viterbi decoder computes the BER on the received (encoded) data stream irrespective of the transmitted bit stream. Encoded stream bit errors detected over a 1000-bit measurement window (unless modified in <i>com1509pkg.vhd</i> ). SREG16 = bits 7 – 0 (LSB)				

SREG17 = bits 15 - 8

SREG18 = bits 23 - 16 (MSB)

D: . 1/.1	- 4 - 4				
Digital	status	registers	are	read-only.	

HDLC decoder monitoring				
Parameters	Monitoring			
Cumulative number of valid bits at HDLC output	SREG19: LSB SREG20: SREG21: SREG22: MSB			
<b>BER Measuren</b>	nent			
Parameters	Monitoring			
Bit Errors	Bit errors can be counted when a PRBS- 11 test sequence is transmitted.			
	Number of bit errors in a 1,000,000 bit window. 32 bit unsigned. SREG23: error_count[7:0] (LSB) SREG24: error_count[15:8]			
	SREG25: error count[23:16]			
	SREG26: error_count[31:24] (MSB)			
	The bit errors counter is updated once every periodic measurement window. Reading the value will not reset the counter.			
BER Synchronization status	0 = not synchronized. 2047-bit pattern is not detected. 1 = synchronized			
	SREG27(0)			
TCP-IP Conne	ction Monitoring			
Parameters	Monitoring			
TCP-IP connection on port 1024 (data stream)	Bit 0 = port 1028 (M&C) connected Bit 1 = port 1024 (data) connected 1 for connected, 0 otherwise			
LAN PHY ID	Expect 0x22 when the PHY IC is Micrel KSZ9021.			
	SREG29(LSB)			
MAC address	Unique 48-bit hardware address (802.3). In the form SREG30:SREG31:SREG32::SREG35			
	Since the MAC address is unique, it can also be used as a unique identifier in a radio network with many nodes.			

Note: multi-words status registers such as frequency offset or BER, are latched upon reading status register SREG10.

# Troubleshooting checklist

1. Place modem in loopback mode (REG35 = 0x07) while sending a PRBS-11 test sequence (REG5 = 0x03). Be sure to direct the demodulated bit stream to the BER measurement (REG36 = 0x03).

Check the status registers for

- a. Demodulator and Viterbi decoder are locked: SREG14 = 0x03
- b. No Viterbi decoder errors: SREG16/17/18 = 0
- c. BER measurement is synchronized: SREG27 = 0x01
- d. No BER errors: SREG23/24/25/26 = 0
- e. Bits are being received at the HDLC decoder output: SREG19/20/21/22 counter keeps increasing at a rate consistent with the modulation rate.

# Operation

# **Constellation: Symbol Mapping**

The packing of serial data stream into symbols is done with the Most Significant bit first.

### **BPSK**



Gray encoding.



**QPSK** 

### **Clocks generation**



The software is written to accept a 10 MHz or a 60 MHz clock as frequency reference.

The design includes several clock domains:

CLK\_P: main processing clock (selected to be the same as the ADC sampling clock in this project).

CLK\_TXG: processing clock for the digital PSK modulator. This clock is programmable (see control registers REG0 through REG2) as it relates to the modulation symbol rate: it is always a power of 2 multiple of the modulation symbol rate. 60 to 120 MHz for a Xilinx Spartan-6 implementation.

USB\_CLK60G: processing clock for the USB 2.0 serial interface engine. Always 60 MHz. Supplied by the external USB PHY through the standard ULPI interface.

LAN1\_RXC: 2.5/25/125 MHz clock for the 10/100/1000 Ethernet MAC (COM5401.vhd). Supplied by the external LAN PHYthrough the standard RGMII interface.

Limitation and trade-off: Due to the lack of flexible programmable PLL in the Xilinx Spartan-6 family, we use a ad-hoc high-speed NCO which is quite flexible (20-bit precision) but which is afflicted by 3ns peak-peak jitter. To mitigate this impairement, the modulated signal is resampled and filtered, creating some minor aliasing (-45 dB).

Substituting the HIGH\_SPEED\_NCO.vhd component with the DCM\_CLKGEN\_DYNAMIC.vhd component eliminates the aliasing impairements but limits the symbol rate programmability to coarser steps of at most 1% (versus 3ppm for the baseline version).

## I/Os

### 1-bit synchronous serial (-B option)



In the transmit direction, the user provides both clock (CLK\_IN) and data (TX\_DATA\_IN). The user should always check the "Clear-To-Send" CTS\_OUT flag before sending additional data bits to the modulator. As option **–B** includes HDLC, the user is allowed not to transmit data. When so, the modem will send empty HDLC frames.

### 1-bit synchronous serial (-C option)



In the transmit direction, the user provides serial data (TX\_DATA\_IN), preferably at the falling edge of the modem-supplied CLK\_IN. The TX\_DATA\_IN is read at the rising edge of CLK\_IN. The user MUST provide data, otherwise an underflow condition will occur. Option **–C** is for continuous-mode operation. No gap in data

transmission is allowed.

## **TCP-IP (-A option)**

The transmit and receive data streams can also be transferred over a TCP-IP network connection. This requires an additional Ethernet PHY with standard RGMII or GMII interface (a COM-5102 plug-in Ethernet adapter for example).

In this case, the modem acts as a TCP server, waiting for connection from a remote client at port 1024. A unique IP address and a unique MAC address must be assigned to the modem (see control registers REG41 through REG50).

The TCP-IP protocol guarantees that no overflow will occur in the user to modem direction. The built-in flowcontrol mechanism of the TCP-IP will prevent the user application from writing more data than the modem can handle for the specified data rate.

In the receiver to user direction however, it is the user's responsibility to read data as fast as possible to prevent an overflow condition from occurring at the receiver.

The TCP bytes are sent/received serially, most-significant bit first.

The modem monitoring and control information can also be sent over the same physical link, using the TCP server at port 1028.

More information regarding the built-in 10/100/1000 Mbps Ethernet MAC and the TCP server can be found here:

www.comblock.com/download/com5401soft.pdf www.comblock.com/download/com5402soft.pdf

### USB

Data streams can also be transmitted over a USB 2.0 cable, together with monitoring and control information. This modem acts as a USB device. See http://comblock.com/download/USB20\_UserManual.pdf for details.

More information regarding the built-in USB 2.0 Serial Interface Engine (SIE) can be found here: <u>http://comblock.com/download/USB2soft.pdf</u>

### Performance







BER performance, FEC only (no demodulator)

13

### Implementation Block Diagram







Transmitter

# Software Licensing

The COM-1505SOFT is supplied under the following key licensing terms:

- 1. A nonexclusive, nontransferable license to use the VHDL source code internally, and
- 2. An unlimited, royalty-free, nonexclusive transferable license to make and use products incorporating the licensed materials, solely in bitstream format, on a worldwide basis.

The complete VHDL/IP Software License Agreement can be downloaded from http://www.comblock.com/download/softwarelicense.pdf

## **Configuration Management**

The current software revision is 2.

Directory	Contents
/doc	Specifications, user manual, implementation documents
/src	.vhd source code, .ucf constraint files, .pkg packages. One component per file.
/sim	Test benches, Matlab .m signal generation program
/bin	.ngc, .bit, .mcs configuration files

Key files:

Xilinx ISE project file: com-1505\_ISE431.xise

.ucf constraint file example when used on the COM-1500 FPGA platform: \src\COM1505.ucf

# VHDL development environment

The VHDL software was developed using the following development environment:

- (a) Xilinx ISE 14.1 with XST as synthesis tool
- (b) Xilinx ISE Isim as VHDL simulation tool

The entire project fits within a Xilinx Spartan-6 LX45. Therefore, the ISE project can be processed using the free Xilinx WebPack tooks.

## **Device Utilization Summary**

Device: Xilinx Spartan-6

OPTION-A LAN and USB interfaces		% of Spartan-6 LX45
Registers	17271	31%
LUTs	1887	69%1
Block RAM	44	37%
DSP48A1s	30	48%
GCLKs	10	62%
DCMs	3	37%
PLL_ADVs	2	50%
OPTION-B Synchronous serial and USB interfaces		% of Spartan-6 LX45
Registers	14154	25%
LUTs	15089	55%
Block RAM	25	21%
DSP48A1s	24	41%
GCLKs	8	50%
DCMs	3	37%
PLL_ADVs	2	50%
OPTION-C synchronous serial (clk + data), no HDLC		% of Spartan-6 LX45
Registers	14484	26%
LUTs	15039	55%
Block RAM	26	22%
DSP48A1s	30	51%
GCLKs	9	56%
DCMs	3	37%
PLL_ADVs	2	50%

## Clock and modem speed

The modem design primarily uses two global clocks: a transmit DAC clock and a receive ADC clock. Typical maximum clock frequencies for various FPGA families are listed below:

Device family	CLK_RXG	CLK_TXG	Max. symbol rate
Xilinx Kintex 7 -2			
Xilinx Virtex-	100 MHz	120 MHz	25 MS/s

6 -2		
Xilinx		
Spartan-6 –3		

### Ready-to-use Hardware

The COM-1505SOFT was developed on, and therefore ready to use on the following commercial off-the-shelf hardware platform:

FPGA development p	olatform
--------------------	----------

<u>COM-1500</u> FPGA + DDR2 SODIMM socket + ARM development platform

#### Network adapter

<u>COM-5102</u> Gigabit Ethernet + HDMI interface

Analog

<u>COM-3504</u> Dual Analog <-> Digital Conversions

### Xilinx-specific code

The VHDL source code is written in generic VHDL with few Xilinx primitives. No Xilinx CORE is used. The Xilinx primitives are:

- IBUF
- IBUFG
- BUFG (global clocks)
- PLL\_BASE (clock generation)
- DCM (clock generation)
- RAM block
- MULT18X18 hardware multiplier

## VHDL components overview

### Top level

÷ .	COM1505 - Behavioral (C:\Users\AK\Documents\source_VHDL\com-1505 PSK m
	FREQ_REF_DLL_001 - freqRefDLL - xilinx (C:\Users\AK\Documents\source_VHDL'
···· ¥.	Inst_LFSR11P - LFSR11P - behavior (C:\Users\AK\Documents\source_VHDL\com
÷٠ ۲	HDLC_SERIAL_2TX_001 - HDLC_SERIAL_2TX - behavioral (C:\Users\AK\Documer
···· ¥6	V35SCRAMBLER_001 - V35SCRAMBLER - behavioral (C:\Users\AK\Documents\si
÷ 🖌	ENCODER_ROOT_001 - ENCODER_ROOT - behavioral (C:\Users\AK\Documents\
<b>1</b> 1	PX_TO_P8_CONVERSION_001 - PX_TO_P8_CONVERSION - behavioral (C:\Users\/
¥.	X_CLK_DOMAINS_NODATALOSS_001 - CROSS_CLK_DOMAINS_NODATALOSS - E
the الم	Inst_BURST_MODULATOR - BURST_MODULATOR - Behavioral (C:\Users\AK\Doc
œ <u>"</u>	AD9747_DAC_DRIVER2_001 - AD9747_DAC_DRIVER2 - Behavioral (C:\Users\AK\D
H.	CROSS_CLK_DOMAINS_001 - CROSS_CLK_DOMAINS - behavioral (C:\Users\AK\
H.	CROSS_CLK_DOMAINS_002 - CROSS_CLK_DOMAINS - behavioral (C:\Users\AK\
H	AD9627_ADC_DRIVER_001 - AD9627_ADC_DRIVER2 - Behavioral (C:\Users\AK\Dc
÷ 4	Inst_AUX_DACS_ADC - AUX_DACS_ADC - Behavioral (C:\Users\AK\Documents\:
<b>H</b>	MEASURE_INTERVAL_001 - MEASURE_INTERVAL - Behavioral (C:\Users\AK\Docu
Đ H	RECEIVER1_001 - RECEIVER1 - Behavioral (C:\Users\AK\Documents\source_VHD
	PSK_DEMOD2_001 - PSK_DEMOD2 - behavioral (C:\Users\AK\Documents\source
	VITERBI_DECODER_001 - VITERBI_DECODER - behavior (C:\Users\AK\Document:
H	V35DESCRAMBLER_001 - V35SCRAMBLER - behavioral (C:\Users\AK\Documents
	HDLC_SERIAL_2KX_001 - HDLC_SERIAL_2KX - benavioral (C:\Users\AK\Documer
	BERZ_001 - BERZ - DENAVIORAL (C:\USERS\AK\Documents\source_VHDL\com-130:
	PR_TO_S1_CONVERSION_003 - PA_TO_P6_CONVERSION - Denavioral (C:Users)
	CLEAN OUTDUT CLK 001 - CLEAN CLK behavioral (CiVIcare) AK Decuments
	ELASTIC BUEFER32h 001 - ELASTIC BUEFER32h - behavioral (C/Ulsers/AK/Documents/
÷.	USB20111 PI 001 - USB20111 PI - Behavioral (C:\Users\AK\Documents\source VHD
÷.	LAN 001 - COM5401 - Behavioral (C:\Users\AK\Documents\source_VHDI\com-
÷ 1	IPSTACK 001 - COM5402 - Behavioral (C:\Users\AK\Documents\source VHDL\c
	ELASTIC BUFFER NRAMB 001 - ELASTIC BUFFER NRAMB - behavioral (C:\User
	ELASTIC BUFFER NRAMB 002 - ELASTIC BUFFER NRAMB - behavioral (C:\User
÷ .	COMSCOPE_001 - COMSCOPE - behavioral (C:\Users\AK\Documents\source_VI
YH.	SIM2OUTFILE_002 - SIM2OUTFILE - Behavioral (C:\Users\AK\Documents\source
¥6	DNA_ID_001 - DNA_ID - Behavioral (C:\Users\AK\Documents\source_VHDL\con
	C:\Users\AK\Documents\source_VHDL\com-1505 PSK modem convolutional FE

*COM1505.vhd*: top level. Includes modulator, demodulator, clock generation, interface to a supervisory microcontroller (8-bit address/data bus to exchange control registers REG and status registers SREG). CLK\_P is the main processing clock.

*LFSR11P.vhd*: pseudo random binary sequence generator PRBS-11. 8-bit parallel output for a maximum data rate of 8 times the processing clock frequency.

HDLC\_SERIAL\_2TX.vhd: bit-serial HDLC is used for asynchronous to synchronous conversion. The components inserts empty frames to tell the destination when no data is being transmitted over the synchronous (always on) link. It encapsulates payload data within frames of at most 512 bytes. A shorter frame will be transmitted over the link if no new payload data is available within 20us. A 16-bit CRC is appended to each non-empty frame to detect and reject erroneous frames at the receiving end. The matching component at the receiving end is HDLC\_SERIAL\_2RX.vhd.

*V35SCRAMBLER.vhd* implements ITU V.35 (Intelsat IESS-308) scrambling or descrambling. Scrambling is required to randomized the transmitted data stream before FEC encoding.

*ENCODER\_ROOT.vhd*: convolutional encoder. The matching component at the receiving end is *VITERBI\_DECODER.vhd*.

Bit serial to 8-bit parallel conversions and back are implemented by *PX\_TO\_P8\_CONVERSION.vhd* and *P8\_TO\_S1\_CONVERSION.vhd* respectively.

*CROSS\_CLK\_DOMAINS\_NODATALOSS.vhd* preserves the signal integrity while crossing clock domains (from the general processing clock domain CLK\_P to the digital modulator clock domain CLK\_TXG for example).

*BURST\_MODULATOR.vhd* implements the digital modulation and spectrum shaping. Key controls include modulation symbol rate, output signal amplitude, modulation type (BPSK., QPSK, etc). The programmable modulation symbol rate sets the entire transmitter data throughput.

*RECEIVER1.vhd* is the front-end digital receiver which processes digital samples from the A/D converter(s). Its functions include fixed frequency translation to (near-zero) baseband, AGC, variable decimation (CIC) filters and one half-band filter for image rejection. Input digital samples can be complex (in the case of baseband input samples) or real (in the case of IF undersampling).

*PSK\_DEMOD2.vhd* demodulates the PSK symbols while tracking the received modulated signal three key parameters: amplitude, center frequency and symbol rate.

*BER2.vhd* synchronizes with the received bit stream and counts the number of bit error when a PRBS-11 sequence is being transmitted.

*USB20ULPI.vhd* implements the USB 2.0 protocol Serial Interface Engine. It acts as a driver for an external USB PHY integrated circuit through a standard ULPI low pin interface.

*COM5401.vhd* implements the 10/100/1000 Ethernet MAC functions. It is designed to interface with an external Gigabit Ethernet PHY integrated circuit via a standard RGMII or GMII interface. The default interface is RGMII. [1]

*COM5402.vhd* implements the higher-level IP protocols, namely ARP, PING, TCP server, UDP. Two TCP servers are configured by default: at port 1024 for payload transmit and receive, at port 1028 for monitoring and control. From the network, the modem is a TCP server: it listens for a remote connection from a client before transferring data. [2]

### **Receiver simulation**

The internal digital signal processing can be illustrated by the following screenshots obtained through VHDL simulation. A Matlab program (siggen\_psk2.m) generates a stimulus file which mimics A/D converter samples at the receiver input.

Internal FPGA signals are saved into Matlab loadable (load command) text files by setting the constant SIMULATION to '1' in various VHDL components.

Ideal signals case: 100 Msamples/s input samples, 10 Msymbol/s BPSK modulation, 20% rolloff, no impairments (noiseless channel, no symbol timing error, no center frequency error).



receiver1.vhd: input I-channel (blue), after internal AGC normalization (magenta).



receiver1.vhd: after internal AGC normalization (magenta), bias removal (red) and frequency translation to baseband (green). [ideal case: no bias, no frequency error]



receiver1.vhd, baseband input case: after frequency translation to baseband (green), CIC decimation (blue) and half-band filter (magenta)



receiver1.vhd: illustrating frequency translation from IF input to baseband: after frequency translation to baseband (green), CIC decimation (blue) and half-band filter (magenta)



psk\_demod2.vhd: after phase correction (blue), resampling at 4 samples/symbol (magenta), half-band low-pass filtering (red)



psk\_demod2.vhd: after root raised cosine filter, subsampled at 1 sample per symbol (center of the eye diagram). Shows the symbol timing tracking loop convergence at start-up.



psk\_demod2.vhd: carrier tracking, phase replica for -50KHz (magenta) and +20KHz (blue) frequency error.

### **Reference documents**

[1] COM-5401SOFT Tri-mode 10/100/1000 Ethernet MAC, VHDL source code overview www.comblock.com/download/com5401soft.pdf

[2] COM-5402SOFT IP/TCP/UDP/ARP/PING STACK for GbE VHDL source code overview www.comblock.com/download/com5402soft.pdf

### **ComBlock Ordering Information**

COM-1505SOFT INTEGRATED PSK MODEM

### **Contact Information**

MSS • 18221-A Flower Hill Way • Gaithersburg, Maryland 20879 • U.S.A.

Telephone: (240) 631-1111 Facsimile: (240) 631-1676 E-mail: info@comblock.com