Padova and Asiago Observatories



THE CCD CAMERA CONTROLLER AT THE 182 CM

D'Alessandro M., Fantinel D., Giro E.

Technical Report n. 15

August 2001

Document available at: http://www.pd.astro.it/

Vicolo dell'Osservatorio, 5 35122 Padova – Tel. +390498293411 – Fax +390418759840

This page is left intentionally blank

1 Introduction

The CCD camera controller has been designed and built by the CCDWG (CCD Working Group) for the scientific (Optical Imager, Low Resolution Spectrograph, High Resolution Spectrograph) and the service cameras (Guide camera, Shack-Hartmann camera) of the Telescopio Nazionale Galileo (TNG). In the past years a complete upgrade of the Asiago Telescope Instrumentation was planned, especially related to the CCD camera (Controller, CCD Chip, Cryogenic Dewar and Software). In this framework the CCD camera controller designed and built for the TNG was adopted for the AFOSC (Asiago Faint Object Spectrograph and Camera) instrument. The next sections will give an overview of the main features of the controller and of the CCD chip. Moreover a brief description (the mechanical arrangement) of the cryogenic system (Dewar) will be reported. The complete system mounted at the telescope is depicted in Fig. 1.




Fig. 1 The AFOSC instrument, the cryogenic dewar and the CCD controller mounted at The Telescope

2 The CCD Controller

This section will describe the CCD camera's electronics, primarily related to the following parts:

- CCD Camera Controller (electronics) CCDC
- CCD VME Host computer CCDVME

The CCDC controller consists of four main components:

- 1. Housing and Power Supply Board for the controller electronics
- 2. Two electronic boards (Analog board and Sequencer board)
- 3. Three Cables to connect the controller with the cryogenic system (dewar)
- 4. Fibre link with the CCDVME host computer

2.1 Controller Housing

The Analog board (named CDS) and the Sequencer are housed in a standard 19inch metallic box. The housing contains two five-slots VME back-plane (P1/96 Pin Connectors: 3 Rows x 32 Pins) for accommodating the CDS and the Sequencer boards. The signal and the power supply lines of the VME back-plane have been redefined and their functions have been changed to fit with the functionalities needed by the CCD controller. The data and the signals between the CDS and the Sequencer are exchanged through this bus. Fig. 2 shows the housing while Fig. 3 shows the front and the rear panels of the controller housing. Onto the front panel are located the connectors used to bond the controller with the Dewar containing the CCD chip. The rear panel contains the Main Power Supply plug, the ON/OFF switch, the cooling fan and the SMA connectors for the fibre optic link. The CCD controller housing is located close to the cryogenic Dewar; the Dewar and the controller are connected by means of three cables each of them carrying different signals:

- Video and Bias Cable
- Clocks Cable
- Shutter and Temperature Cable




Fig. 2 CCD Controller Housing

This kind of arrangement has been chosen to avoid electromagnetic interferences between the video lines and the other signals (clocks, temperature/shutter control signals). A complete list of the connectors pin-out is reported in Appendix B.




Fig. 3 CCD Controller Housing, front and rear panels

Inside the controller housing are located the power supply board (PSB), the transformer and the bridge rectifiers. The PSB provides all the voltages and currents needed to operate the CCD controller in a quad readout configuration (four outputs of one CCD or four CCDs with one output). All voltage supplies are linear and optimized for efficiency and reliability. Tab. 1 summarizes the main parameters of the power supply board.

Voltages	Default Setting	Max Current	
Analog +/-20V	+/-20V	1.0Amp	
Analog +/-8V	+/-8V	1.0 Amp	
Analog +30V	+32V	0.5 Amp	
Digital +5V	+5.1V	3.5 Amp	
Temperature +/-12V	+/-12V	0.5 Amp	
Temperature +24V	+24.5V	0.5 Amp	
Analog GND (AGND)			
Digital GND (DGND)			
Temp. GND (TGND)			

Tab. 1 Power Supply Board Parameters

2.2 Sequencer

The Sequencer board is a double eurocard form factors (6U size B, 160 X 234 mm). The board acts as motherboard for four standard TRAM service slots, two of them are used to mount, permanently, two piggy-back modules: the DTM560 and the SMT227 boards, the other two slots are for service purposes. The DTM560 module is the heart of the Sequencer and it was purchased from Perimos, Germany. It is a standard TRAM module, which contains two high-speed processors: a 16-bit T222 20 MHz transputer and a 24-bit 56001 MOTOROLA DSP (20MHz). The transputer and DSP communicate by means of a shared memory. The SMT227, from Sundance (or PST207 TRAM module from Paratech), is a standard TRAM fibre optic link module, which provides the link between the CCD controller and the CCDVME host computer. Besides these two commercial parts, the Sequencer contains all the electronic circuits needed to support functions that are not directly involved with the readout of the CCD chip such as: temperature control and setting, shutter (curtain or iris) control, external synchronization circuit and address decoder circuits for the Motorola DSP. The functions of the Transputer are: data, commands and telemetry handling, bias and clock voltages programming and communication with the host computer (via fibre optic link). The Motorola DSP (20MHz 56001 DSP) is used as timing generator to read the CCD chip and to control the auxiliary functions related to the CCD operations (exposure time, shutter and temperature). The list below summarizes the main features of the Sequencer board:

- 16 Digital outputs for pixel processing, i.e. CCD serial clocks, clamp, hold, start conv. etc
- 12 Digital outputs for CCD parallel clocks and line clamp
- Software programmable Temperature control (D/A and A/D converters)
- Shutter control (Iris and Curtain shutters)
- Sequencer built around Motorola DSP56000/1 (Time resolution 100nanosecs)
- Data handling and commands interface by means of Transputer T222

2.3 Analog Electronics CDS

The CDS (Correlated Double Sampling) board is a double eurocard form factors (6U size B, 160 X 234 mm) like the Sequencer. The function of this board is to sample, to filter and to convert each pixel of the CCD chip. The main parts of the analog processing circuit are: the differential input amplifier, the integrator amplifier (integrate, hold and reset) and the Analog to Digital Converter (16 Bit resolution). The A/D converter is also used for the telemetry. In addition the generation of the Mos level for the CCD clock and the bias voltages are located inside this board (8/12 Bit resolution). The main features of the CDS are the following:

- x differential video channels with correlated double sampling (CDS)
- x 16 bits resolution ADCs (Crystal CS5101), used for Data and Telemetry
- x 18 bits resolution DACs for video channel off-set
- 8 Software programmable bias voltages with 12 Bits resolution
- 8 Buffered Serial clocks with software programmable low and high levels with 8 Bits resolution
- 8 Buffered Parallel clocks with software programmable low and high levels with 8 Bits resolution

The DC bias and the clock (high and low) voltage ranges are shown in Tab. 2.

DC Bias Voltage	Function	Range (Volts)
Bias 1	Reset Drain of CCD	+9/+21
Bias 2	General Use	+9/+21
Bias 3	General Use	+9/+21
Bias 4	Output Drain of CCD	+19/+30
Bias5Bias8	Last Gate, Output Gate, Substrate of CCD	-12/+12
	(or general use)	
DC Clock Voltage		
Clk1Clk8	Serial Clocks	-10/+10
Clk9clk16	Parallel clocks	-10/+10

Tab. 2 Voltage ranges

2.4 VMEACQ

The VMEACQ system is built around a standard 19inch rack, which contains the VME back-plane, the power supply module and the hard disk drive. The boards involved to CCD control are the following (see Fig. 4):

- CPU Eurocom-6 (Master) from Eltec Gmbh Germany
- TCD 101 Graphic boards from Eltec Gmbh Germany
- ATX290 Transputer Interface board VME-VSB from Atenix Italy
- ATX630 32 Mbyte Memory board VME-VSB from Atenix Italy;

The CPU Eurocom-6 controls all the functions of the VMEACQ. It is equipped with a real-time multi-tasking Operating System (PDOS) and a software environment (GATE) developed by the TNG Software Group, see Ref. 1. GATE is a modular environment that provides the overall control of the functions of the VMEACQ and of the communication with the other VME or Workstations. The communication between the CPU and the ATX290 board is done by means of Dual Port Ram (DPR) contained into the Atx290, all the commands and the telemetry are exchanged using this shared memory(VME Bus). The Data coming from the CCD controller, via the fibre link, are stored by the ATX 290 onto the ATX630 memory board using the VSB bus. The TCD101 graphic board is dedicated to the "Real Time" display of the image coming from the CCD controller (8 bit depth-256 colours). Other boards are inserted in the VMEACQ rack and are used for service operations of the telescope such as: control of the telescope movements during the "auto-guide", acquisition of the telescope coordinates.




Fig. 4 The VMEACQ system

3 Cryogenic System and Preamplifier

The CCD must be cooled (thermoelectrically or cryogenically) to reduce thermal dark current. In our system the CCD chip is housed in an Oxford cryostat (model MN1815 INV) with liquid nitrogen tank capacities of 1.5 litres which assures 12 hour hold times. The original front flange of this cryostat has been removed and a custom front flange, containing a UBK7 window, has been built to fit with the Afosc instrument mechanical and optical requirements (see figure 5). Onto this front flange is mounted the CCD mechanical support which consists of four main parts:

- the CCD Printed Circuit Board (PCB, see Fig. 6)
- an insulating material to hold the PCB and the cold finger (glass epoxy), see Fig. 7a
- the cold finger (aluminium), see Fig. 7b
- the wires to/from the PCB and the hermetically sealed connector of the Dewar




Fig. 5 Front flange of the dewar with UBK window




Fig. 6 The PCB CCD chip for the Site chip

Cooling is transferred from the nitrogen cold plate to the chip by means of a copper strap that is adjusted in length to hold the CCD temperature close to the working value. A resistive heater keeps the chip to the wanted temperature under the control of the temperature control circuit of the Sequencer board. The cold finger contains two temperature sensors (AD590), the former is used to control the temperature (temperature regulator), the latter gives the working temperature of the CCD.

The preamplifier board is housed in a metallic box that is attached to the side of a cryogenic dewar, as close as possible to the CCD chip. The box is mounted on the dewar and contains a hole in the base-plate for passing through the hermetically sealed circular connector (Amphenol 55pin) of the dewar. Onto the preamplifier box are mounted two connectors to bond (by means of two cables) the preamplifier to the CCD controller (see previous section). The preamplifier contains four fully differential input stages. The gain is adjustable via a resistors network. Inside the

preamplifier board there are, also, the buffers to boost the bias voltages needed by the CCD and the generation of the local power supply from three main voltages (+32V, +/-20V).





Fig. 7a, 7b Support structure for the CCD

4 CCD Chip

The CCD chip currently mounted at the AFOSC instrument is an SI-003AB from Site Inc USA (Thinned Back Illuminated MPP, Serial number 7405GBR05-A1 VisAR-Coat). The device specifications are the following:

Format	1024 * 1024 pixels
Pixel Size	24 µm * 24 µm
Imaging Area	24.6 mm * 24.6 mm
Dark Current @-15C°	28 e ⁻ /pixel/sec (MPP)
Readout Noise	~5 e ⁻ RMS
Full Well	350K e ⁻
Output gain (Amp B)	1.2 μV/ e ⁻
Parallel CTE (Amp B)	0.999999
Serial CTE (Amp B)	0.999996

The chip has four outputs that are located in each corner of the device at the ends of the serial registers. Fig. 8 presents a schematic view of the CCD chip configuration. The Si-003A chip can be operated with one, two, three or four outputs simultaneously. In our case we use only the B output amplifier. The time required to read the full image, from one amplifier, is about





50 seconds (40µsec per pixel and 100µsec per line), if we need to read images at higher rate, it is possible to define a small area of the chip centred on the reference object, for example with a sub-area (window) of 128 by 128 pixels the readout time goes down to 1sec. This way of reading the chip gives the optimal combination of a relatively fast frame rate while allowing long pixel time (inside the sub-area) to minimize the read-out noise (Correlated Double Sampling technique for each pixel). The working bias and clock voltages are reported in Tab. 3. The chip is liquid Nitrogen cooled at about -100°C, as described in the previous section. The Site SI-003A is thinned back illuminated CCD with VisAr coating, that provides superior quantum efficiency as reported in Fig. 9. In Appendix A are reported the waveforms used to read the chip.

Bias Voltages						
CCD Name - CDS Name	Function	Voltages (V)				
VDD - OUT4	Output Drain Voltage	24.7				
VOD - OUT1	Reset Drain Voltage	15.7				
VOG-OUT6	Output Gate Voltage	-3.9				
VSUB-AGND	Substrate Voltage	AGND				
VOS(a,b,c,d)-VIDX(1,2,3,4)	Video output line	20KΩ(Load)				
	Clocks Voltages	·				
CCD Name-Seq.CDS Name	Function	High Level (V)	Low Level (V)			
S2ad-Clk1	Serial Clock 2 Amp a&d	-4.0	+8.0			
S2bc-Clk2	Serial Clock 2 Amp b&c	-4.0	+8.0			
S3ad-Clk3	Serial Clock 3 Amp b&c	-4.0	+8.0			
S3bc-Clk4	Serial Clock 3 Amp b&c	-4.0	+8.0			
S1abcd-Clk5	Serial Clock 1 Amp a&b&c&d	-4.0	+8.0			
SWabcd-Clk6	Summing well Amp a&b&c&d	-4.0	+8.0			
RGabcd-Clk7	Reset Gate Amp a&b&c&d	0.0	+12.0			
P1Uab-Clk9	Parallel 1 Clock Amp a&b	-9.0	+4.0			
P2Uab-Clk10	Parallel 2 Clock Amp a&b	-9.0	+4.0			
P3Uabcd-Clk11	Parallel 3 Clock Amp a&b&c&d	-9.0	+7.0			
TGULabcd-Clk12	Transfer Gate Clock Amp a&b&c&d	-9.0	+7.0			
P1Lcd-Clk13	Parallel 1 Clock Amp c&d	-9.0	+4.0			
P2Lcd-Clk15	Parallel 2 Clock Amp c&d	-9.0	+4.0			

Tab. 3 Site SI-003A CCD working parameters






Fig. 9 SI-003A Quantum Efficiency

References


Ref. 1 User Manuals, September 1999. Gate User Manual


Appendix A: Waveform to read the Site CCD















Appendix b: Crio Site 1K x 1K cabling

Instrument :						
Crio Site 1K x 1K Afosc						
Controller-J1 connector Connector Type 1:		tor Type 1:				
62GB-56T-16-26 S		6T-16-26 S				
Contr-J1	Amphenol					
Clocks	55 pin Cryo					
	conn					
Pin	Pin	CCD PCB	Function	Comment	Sheet 1 of 1	
А	b	S2ad	Clock 1 A	Serial clocks 2 a&d amplifiers (-4V/+9V)		
В	а	S2bc	Clock 2 A	Serial clocks 2 b&c amplifiers (-4V/+9V)		
C			RTN 1			
D	F	S3ad	Clock 3 A	Serial clocks 3 a&d amplifiers (-4V/+9V)		
E	Z	S3bc	Clock 4 A	Serial clocks 3 b&c amplifiers (-4V/+9V)		
F	Е	S1abcd	Clock 5 A	Serial clocks 1 a&b&c&d amplifiers (-4V/+9V)		
G	D	Swabcd	Clock 6 A	Summing Well clocks a&b&c&d amplifiers (-4V/	(+9.6V)	
Н			RTN 2			
J	Y	RGabcd	Clock 7 A	Reset Gate clocks a&b&c&d amplifiers (0V/+12V)		
K			Clock 8 A			
L	DD	P1Uab	Clock 9 A	Parallel clock 1 Upper Quadrant (-9.0V/+4.0V)		
М	CC	P2Uab	Clock 10 A	Parallel clock 2 Upper Quadrant (-9.0V/+4.0V)		
Ν			RTN 3			
Р	Н	P3Uabcd	Clock 11 A	Parallel clock 3 Common Upper&Lower Quadrants(-9.0V/+4.0V)		
R	с	TGULabcd	Clock 12 A	Transfer Gate clock Common Upper&lower Quadrants (-		
				9.0V/+7V)		
S	s	P1Lbc	Clock 13 A	Parallel clock 1 Lower Quadrant (-9.0V/+4.0V)		
Т			Common			
			Shield			
U			RTN 4			
V			RTN 5			
W			RTN 6			
X			Clock 16 A			
Y	t	P2Lbc	Clock 15 A	Parallel clock 2 Lower Quadrant (-9.0V/+4.0V)		
Z			RTN 7			
а			Clock 14 A			
b			Spare			
с			Spare			

Instrument :							
Crio Site 1K x 1K Afosc							
Controller-J	Controller-J2 connector Connector Type 1:						
62GB-56T-16-32 S		61-16-32 S					
Contr-J2	Amphenol						
VidBias	55 pin						
	Cryo conn						
Pin	Pin	CCD PCB	Function	Comment Sheet 1 of 1			
А	i	VRDa,b,c,d	Bias 1	Reset Drain Voltage +15.7 Volts			
В			Bias 2				
C			Bias 3				
D	j	VDDa,b,c,d	Bias 4	Out Drain voltage +25.5Volts			
E			Bias 5				
F	h	VLGa,b,c,d	Bias 6	Las Gate Voltage -3.9Volts			
G	В	OUTa	Video 1 - pos.	Twisted pairs CCD Output A (20KΩ load)			
Н	А	VDDa	Video 1 - neg.	Twisted pairs			
J	W	OUTb	Video 2 - pos.	Twisted pairs CCD Output B ($20K\Omega$ load)			
K	V	VDDb	Video 2 - neg.	Twisted pairs			
L			Comm.Video	1			
			Shield				
М	р	OUTc	Video 3 - pos.	Twisted pairs CCD Output C ($20K\Omega$ load)			
N	n	VDDc	Video 3 - neg.	Twisted pairs			
P	Ű	OUTd	Video 4 - pos.	Twisted pairs CCD Output D ($20K\Omega$ load)			
R	T	VDDd	Video 4 - neg.	Twisted pairs			
S	-	, DDu	+20V				
T			-20V				
Ū			Comm.Bias				
U			Shield				
V			A_GND				
Ŵ			Bias 8				
X			Bias 7				
Y	AA	GND	A_GND				
Z	AA	GND	A_GND				
a		Grib	+30V				
a b			+30V_RET				
c			LineClamp				
d			GAIN				
e			±20V RET				
f C			Spare				
			Spare				
g h			Spare				
i II			Spare				
1			spare				

Instrument :					
Crio Site 1K x 1K Afosc			1		
Controller-J3 connector Connector Type 1:					
62GB-56T-16-26 S					
Contr-J3	Oxford				
Temperatures	Cryo				
	Connector				
Pin	Pin	Function	Comment		Sheet 1 of 1
А	С	TMP 1	CCD Temperature Sensor (S3))	
В	В	TMP 2	Crio Wall Temperature Sensor	(S2)	
С	D	TMP 3	LN2 Temperature Sensor (S4)		
D		TMP 4			
Е		TMP 5			
F	А	TMP 6	CCD Temperature Control Sens	sor (S1)	
G	Н	+5V REF	Common Voltage for Temperat	ure Sensors	
Н	К	Heather 1	Temperature Control Resistor		
J	L	Heather 2	Temperature Control Resistor		
K		ENACLK			
L		DISCLK			
М		SHUTTER 1			
		OUT			
N		SHUTTER 2			
		OUT			
Р		SHUT A			
R		SHUT B			
S		V SHUT			
Т		Peltier pos.			
U		Peltier neg.			
V		TGND	Temperature ground		
W					
X					
Y					
Z					
a					
b					
с					



Oxford Temperatures Connector (Site 1k x 1k)