

STM8S103K3 STM8S103F3 STM8S103F2

Access line, 16 MHz STM8S 8-bit MCU, up to 8 Kbytes Flash, data EEPROM,10-bit ADC, 3 timers, UART, SPI, I²C

Features

Core

- 16 MHz advanced STM8 core with Harvard architecture and 3-stage pipeline
- Extended instruction set

Memories

- Program memory: 8 Kbytes Flash; data retention 20 years at 55 °C after 10 kcycles
- Data memory: 640 bytes true data EEPROM; endurance 300 kcycles
- RAM: 1 Kbytes

Clock, reset and supply management

- 2.95 to 5.5 V operating voltage
- Flexible clock control, 4 master clock sources:
 - Low power crystal resonator oscillator
 - External clock input
 - Internal, user-trimmable 16 MHz RC
 - Internal low power 128 kHz RC
- Clock security system with clock monitor
- Power management:
 - Low power modes (wait, active-halt, halt)
 - Switch-off peripheral clocks individually
- Permanently active, low consumption poweron and power-down reset

Interrupt management

- Nested interrupt controller with 32 interrupts
- Up to 27 external interrupts on 6 vectors

Timers

Advanced control timer: 16-bit, 4 CAPCOM channels, 3 complementary outputs, dead-time insertion and flexible synchronization



- 16-bit general purpose timer, with 3 CAPCOM channels (IC, OC or PWM)
- 8-bit basic timer with 8-bit prescaler
- Auto wake-up timer
- 2 watchdog timers: Window watchdog and independent watchdog

Communications interfaces

- UART with clock output for synchronous operation, Smartcard, IrDA, LIN master mode
- SPI interface up to 8 Mbit/s
- I²C interface up to 400 Kbit/s

Analog to digital converter (ADC)

■ 10-bit, ±1 LSB ADC with up to 5 multiplexed channels, scan mode and analog watchdog

l/Os

- Up to 28 I/Os on a 32-pin package including 21 high sink outputs
- Highly robust I/O design, immune against current injection
- Development support
 - Embedded single wire interface module (SWIM) for fast on-chip programming and non intrusive debugging

Unique ID

■ 96-bit unique key for each device

Contents

1	Intro	duction	9
2	Desc	ription	10
3	Bloc	k diagram	11
4	Prod	uct overview	12
	4.1	Central processing unit STM8	12
	4.2	Single wire interface module (SWIM) and debug module (DM)	13
	4.3	Interrupt controller	13
	4.4	Flash program and data EEPROM memory	14
	4.5	Clock controller	15
	4.6	Power management	16
	4.7	Watchdog timers	16
	4.8	Auto wakeup counter	17
	4.9	Beeper	17
	4.10	TIM1 - 16-bit advanced control timer	17
	4.11	TIM2 - 16-bit general purpose timer	17
	4.12	TIM4 - 8-bit basic timer	18
	4.13	Analog-to-digital converter (ADC1)	18
	4.14	Communication interfaces	18
		4.14.1 UART1	19
		4.14.2 SPI	
		4.14.3 l ² C	20
5	Pino	ut and pin description	21
	5.1	Alternate function remapping	28
6	Mem	ory and register map	29
	6.1	Memory map	29
	6.2	Register map	30
7	Inter	rupt vector mapping	40



8	Optio	n bytes							
9	Uniqu	ue ID							
10	Elect	rical cha	aracteristics						
	10.1	Parame	ter conditions						
		10.1.1	Minimum and maximum values						
		10.1.2	Typical values						
		10.1.3	Typical curves						
		10.1.4	Loading capacitor						
		10.1.5	Pin input voltage						
	10.2 Absolute maximum ratings								
	10.3	Operatii	ng conditions						
		10.3.1	VCAP external capacitor						
		10.3.2	Supply current characteristics						
		10.3.3	External clock sources and timing characteristics						
		10.3.4	Internal clock sources and timing characteristics						
		10.3.5	Memory characteristics64						
		10.3.6	I/O port pin characteristics						
		10.3.7	Reset pin characteristics71						
		10.3.8	SPI serial peripheral interface73						
		10.3.9	I ² C interface characteristics						
		10.3.10	10-bit ADC characteristics77						
		10.3.11	EMC characteristics						
11	Packa	age cha	racteristics						
	11.1	Package	e mechanical data						
		11.1.1	LQFP package mechanical data84						
		11.1.2	VFQFPN package mechanical data85						
		11.1.3	TSSOP package mechanical data 86						
		11.1.4	UFQFPN package mechanical data87						
	11.2	Therma	I characteristics						
		11.2.1	Reference document						
		11.2.2	Selecting the product temperature range						
12	Order	ring info	ormation						



13	STM	3 development tools92
	13.1	Emulation and in-circuit debugging tools
	13.2	Software tools
		13.2.1 STM8 toolset
		13.2.2 C and assembly toolchains
	13.3	Programming tools
14	Revis	sion history



List of tables

Table 1.	STM8S103xx access line features	10
Table 2.	Peripheral clock gating bit assignments in CLK_PCKENR1/2 registers	15
Table 3.	TIM timer features.	18
Table 4.	Legend/abbreviations	22
Table 5.	VFQFPN32/LQFP32 pin description.	22
Table 6.	STM8S103F pin description	26
Table 7.	I/O port hardware register map	30
Table 8.	General hardware register map	31
Table 9.	CPU/SWIM/debug module/interrupt controller registers	38
Table 10.	Interrupt mapping	40
Table 11.	Option bytes	41
Table 12.	Option byte description	42
Table 13.	STM8S103K alternate function remapping bits for 32-pin devices	43
Table 14.	STM8S103F alternate function remapping bits for 20-pin devices	
Table 15.	Unique ID registers (96 bits)	
Table 16.	Voltage characteristics	
Table 17.	Current characteristics	
Table 18.	Thermal characteristics.	48
Table 19.	General operating conditions	49
Table 20.	Operating conditions at power-up/power-down	
Table 21.	Total current consumption with code execution in run mode at $V_{DD} = 5 V$	
Table 22.	Total current consumption with code execution in run mode at $V_{DD} = 3.3 V \dots$	52
Table 23.	Total current consumption in wait mode at V _{DD} = 5 V	
Table 24.	Total current consumption in wait mode at $V_{DD} = 3.3 V \dots \dots \dots$	
Table 25.	Total current consumption in active halt mode at $V_{DD} = 5 V$	54
Table 26.	Total current consumption in active halt mode at $V_{DD} = 3.3 V \dots$	
Table 27.	Total current consumption in halt mode at $V_{DD} = 5 V$	
Table 28.	Total current consumption in halt mode at V _{DD} = 3.3 V	
Table 29.	Wakeup times	
Table 30.	Total current consumption and timing in forced reset state	56
Table 31.	Peripheral current consumption	
Table 32.	HSE user external clock characteristics	
Table 33.	HSE oscillator characteristics	61
Table 34.	HSI oscillator characteristics	62
Table 35.	LSI oscillator characteristics	63
Table 36.	RAM and hardware registers	64
Table 37.	Flash program memory/data EEPROM memory	64
Table 38.	I/O static characteristics	
Table 39.	Output driving current (standard ports)	
Table 40.	Output driving current (true open drain ports)	
Table 41.	Output driving current (high sink ports).	
Table 42.	NRST pin characteristics	
Table 43.	SPI characteristics	
Table 44.	I ² C characteristics.	
Table 45.	ADC characteristics	77
Table 46.	ADC accuracy with $R_{AIN} < 10 \text{ k}\Omega$, $V_{DD} = 5 \text{ V}$	78
Table 47.	ADC accuracy with $R_{AIN} < 10 \text{ k}\Omega R_{AIN}$, $V_{DD} = 3.3 \text{ V}$	78
Table 48.	EMS data	



Table 49.	EMI data
Table 50.	ESD absolute maximum ratings
Table 51.	Electrical sensitivities
Table 52.	32-pin low profile quad flat package mechanical data
Table 53.	32-lead very thin fine pitch quad flat no-lead package mechanical data
Table 54.	20-pin, 4.40 mm body, 0.65 mm pitch mechanical data
Table 55.	20-lead, ultra thin, fine pitch quad flat no-lead package (3 x 3) package
	mechanical data
Table 56.	Thermal characteristics
Table 57.	Document revision history



List of figures

Figure 1.	Block diagram	. 11
Figure 2.	Flash memory organisation	. 14
Figure 3.	STM8S103K VFQFPN32/LQFP32 pinout.	. 21
Figure 4.	STM8S103F TSSOP20-pin pinout	. 24
Figure 5.	STM8S103F UFQFPN20-pin pinout	. 25
Figure 6.	Memory map	
Figure 7.	Pin loading conditions.	
Figure 8.	Pin input voltage	
Figure 9.	f _{CPUmax} versus V _{DD}	
Figure 10.	External capacitor CEXT	. 50
Figure 11.	Typ I _{DD(RUN)} vs. V _{DD} HSE user external clock, f _{CPU} = 16 MHz	
Figure 12.	Typ $I_{DD(RUN)}$ vs. f_{CPU} HSE user external clock, $V_{DD} = 5 V$	
Figure 13.	Typ $I_{DD(RUN)}$ vs. V_{DD} HSI RC osc, $f_{CPU} = 16$ MHz	. 58
Figure 14.	Typ $I_{DD(WFI)}$ vs. V_{DD} HSE user external clock, $f_{CPU} = 16$ MHz	
Figure 15.	Typ $I_{DD(WFI)}$ vs. f_{CPU} HSE user external clock, $V_{DD} = 5 V$	
Figure 16.	Typ $I_{DD(WFI)}$ vs. V_{DD} HSI RC osc, $f_{CPU} = 16$ MHz	
Figure 17.	HSE external clock source	
Figure 18.	HSE oscillator circuit diagram.	
Figure 19.	Typical HSI accuracy at $V_{DD} = 5 V vs 5$ temperatures	
Figure 20.	Typical HSI frequency variation vs V_{DD} @ 4 temperatures	
Figure 21.	Typical LSI frequency variation vs V_{DD} @ 4 temperatures	
Figure 22.	Typical V_{IL} and V_{IH} vs V_{DD} @ 4 temperatures	
Figure 23.	Typical pull-up resistance vs V_{DD} @ 4 temperatures	
Figure 24.	Typical pull-up current vs V_{DD} @ 4 temperatures	
Figure 25.	Typ. V_{OL} @ V_{DD} = 5 V (standard ports)	
Figure 26.	Typ. $V_{OL} @ V_{DD} = 3.3 V$ (standard ports).	
Figure 27.	Typ. $V_{OL} @ V_{DD} = 5 V$ (true open drain ports)	
Figure 28.	Typ. V_{OL} @ V_{DD} = 3.3 V (true open drain ports)	
Figure 29.	Typ. $V_{OL} @ V_{DD} = 5 V$ (high sink ports)	
Figure 30.	Typ. $V_{OL} @ V_{DD} = 3.3 V$ (high sink ports)	
Figure 31.	Typ. $V_{DD} - V_{OH} @ V_{DD} = 5 V$ (standard ports)	
Figure 32.	Typ. $V_{DD} - V_{OH} @ V_{DD} = 3.3 V$ (standard ports).	
Figure 33.	Typ. $V_{DD} - V_{OH} @ V_{DD} = 5 V$ (high sink ports)	
Figure 34.	Typ. $V_{DD} - V_{OH} @ V_{DD} = 3.3 V$ (high sink ports)	
Figure 35.	Typical NRST V _{IL} and V _{IH} vs V _{DD} @ 4 temperatures.	
Figure 36.	Typical NRST pull-up resistance vs V_{DD} @ 4 temperatures.	
Figure 37.	Typical NRST pull-up current vs V_{DD} @ 4 temperatures	
Figure 38.	Recommended reset pin protection	
Figure 39.	SPI timing diagram - slave mode and CPHA = 0	
Figure 40.	SPI timing diagram - slave mode and CPHA = 1	74
Figure 41.	SPI timing diagram - master mode ⁽¹⁾	75
Figure 42.	ADC accuracy characteristics.	
Figure 43.	Typical application with ADC	
Figure 44.	32-pin low profile quad flat package (7 x 7)	
Figure 45.	32-lead very thin fine pitch quad flat no-lead package (5 x 5)	
Figure 46.	20-pin, 4.40 mm body, 0.65 mm pitch	
Figure 40.	20-lead, ultra thin, fine pitch quad flat no-lead package outline (3 x 3)	. 00
Figure 48.	Recommended footprint for on-board emulation	
- iguie 4 0.		. 00



Figure 49.	Recommended footprint without on-board emulation	. 88
Figure 50.	STM8S103x access line ordering information scheme.	. 91



1 Introduction

This datasheet contains the description of the STM8S103x access line features, pinout, electrical characteristics, mechanical data and ordering information.

- For complete information on the STM8S microcontroller memory, registers and peripherals, please refer to the STM8S microcontroller family reference manual (RM0016).
- For information on programming, erasing and protection of the internal Flash memory please refer to the STM8S Flash programming manual (PM0051).
- For information on the debug and SWIM (single wire interface module) refer to the STM8 SWIM communication protocol and debug module user manual (UM0470).
- For information on the STM8 core, please refer to the STM8 CPU programming manual (PM0044).



2 Description

The STM8S103x access line 8-bit microcontrollers offer 8 Kbytes Flash program memory, plus integrated true data EEPROM. The STM8S microcontroller family reference manual (RM0016) refers to devices in this family as low-density. They provide the following benefits:

- Reduced system cost
 - Integrated true data EEPROM for up to 300 k write/erase cycles
 - High system integration level with internal clock oscillators, watchdog and brownout reset.
- Performance and robustness
 - 16 MHz CPU clock frequency
 - Robust I/O, independent watchdogs with separate clock source
 - Clock security system
- Full documentation and a wide choice of development tools
- Advanced core and peripherals made in a state-of-the art technology

Device	Pin count	No. of maximum GPIO (I/O)	Ext. interrupt pins	Timer CAPCOM channels	Timer complemetarty outputs	A/D converter channels	High sink I/Os	Low density Flash program memory (bytes)	Data EEPROM (bytes)	RAM (bytes)	Peripheral set
STM8S103K3 STM8S103F3 STM8S103F2	32 20 20	28 16 16	27 16 16	7 7 7	3 0 0	4 5 5	21 12 12	8K 8K 4K	640 ⁽¹⁾ 640 ⁽¹⁾ 640 ⁽¹⁾	1K 1K 1K	Multipurpose timer (TIM1), SPI, I ² C, UART window WDG, independent WDG, ADC PWM timer (TIM2) 8-bit timer (TIM4)

Table 1. STM8S103xx access line features

1. No read-while-write (RWW) capability



3 Block diagram





4 **Product overview**

The following section intends to give an overview of the basic features of the STM8S103x access line functional modules and peripherals.

For more detailed information please refer to the corresponding family reference manual (RM0016).

4.1 Central processing unit STM8

The 8-bit STM8 core is designed for code efficiency and performance.

It contains 6 internal registers which are directly addressable in each execution context, 20 addressing modes including indexed indirect and relative addressing and 80 instructions.

Architecture and registers

- Harvard architecture
- 3-stage pipeline
- 32-bit wide program memory bus single cycle fetching for most instructions
- X and Y 16-bit index registers enabling indexed addressing modes with or without offset and read-modify-write type data manipulations
- 8-bit accumulator
- 24-bit program counter 16-Mbyte linear memory space
- 16-bit stack pointer access to a 64 K-level stack
- 8-bit condition code register 7 condition flags for the result of the last instruction

Addressing

- 20 addressing modes
- Indexed indirect addressing mode for look-up tables located anywhere in the address space
- Stack pointer relative addressing mode for local variables and parameter passing

Instruction set

- 80 instructions with 2-byte average instruction size
- Standard data movement and logic/arithmetic functions
- 8-bit by 8-bit multiplication
- 16-bit by 8-bit and 16-bit by 16-bit division
- Bit manipulation
- Data transfer between stack and accumulator (push/pop) with direct stack access
- Data transfer using the X and Y registers or direct memory-to-memory transfers





4.2 Single wire interface module (SWIM) and debug module (DM)

The single wire interface module and debug module permits non-intrusive, real-time incircuit debugging and fast memory programming.

SWIM

Single wire interface module for direct access to the debug module and memory programming. The interface can be activated in all device operation modes. The maximum data transmission speed is 145 bytes/ms.

Debug module

The non-intrusive debugging module features a performance close to a full-featured emulator. Beside memory and peripherals, also CPU operation can be monitored in real-time by means of shadow registers.

- R/W to RAM and peripheral registers in real-time
- R/W access to all resources by stalling the CPU
- Breakpoints on all program-memory instructions (software breakpoints)
- Two advanced breakpoints, 23 predefined configurations

4.3 Interrupt controller

- Nested interrupts with three software priority levels
- 32 interrupt vectors with hardware priority
- Up to 27 external interrupts on six vectors including TLI
- Trap and reset interrupts



4.4 Flash program and data EEPROM memory

- 8 Kbytes of Flash program single voltage Flash memory
- 640 bytes true data EEPROM
- User option byte area

Write protection (WP)

Write protection of Flash program memory and data EEPROM is provided to avoid unintentional overwriting of memory that could result from a user software malfunction.

There are two levels of write protection. The first level is known as MASS (memory access security system). MASS is always enabled and protects the main Flash program memory, data EEPROM and option bytes.

To perform in-application programming (IAP), this write protection can be removed by writing a MASS key sequence in a control register. This allows the application to write to data EEPROM, modify the contents of main program memory or the device option bytes.

A second level of write protection, can be enabled to further protect a specific area of memory known as UBC (user boot code). Refer to *Figure 2*.

The size of the UBC is programmable through the UBC option byte (*Table 12*), in increments of 1 page (64-byte block) by programming the UBC option byte in ICP mode.

This divides the program memory into two areas:

- Main program memory: Up to 8 Kbytes minus UBC
- User-specific boot code (UBC): Configurable up to 8 Kbytes

The UBC area remains write-protected during in-application programming. This means that the MASS keys do not unlock the UBC area. It protects the memory used to store the boot program, specific code libraries, reset and interrupt vectors, the reset routine and usually the IAP and communication routines.









Read-out protection (ROP)

The read-out protection blocks reading and writing the Flash program memory and data EEPROM memory in ICP mode (and debug mode). Once the read-out protection is activated, any attempt to toggle its status triggers a global erase of the program and data memory. Even if no protection can be considered as totally unbreakable, the feature provides a very high level of protection for a general purpose microcontroller.

4.5 Clock controller

The clock controller distributes the system clock (f_{MASTER}) coming from different oscillators to the core and the peripherals. It also manages clock gating for low power modes and ensures clock robustness.

Features

- **Clock prescaler:** To get the best compromise between speed and current consumption the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler.
- **Safe clock switching:** Clock sources can be changed safely on the fly in run mode through a configuration register. The clock signal is not switched until the new clock source is ready. The design guarantees glitch-free switching.
- **Clock management:** To reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.
- *Master clock sources:* Four different clock sources can be used to drive the master clock:
 - 1-16 MHz high-speed external crystal (HSE)
 - Up to 16 MHz high-speed user-external clock (HSE user-ext)
 - 16 MHz high-speed internal RC oscillator (HSI)
 - 128 kHz low-speed internal RC (LSI)
- **Startup clock:** After reset, the microcontroller restarts by default with an internal 2 MHz clock (HSI/8). The prescaler ratio and clock source can be changed by the application program as soon as the code execution starts.
- Clock security system (CSS): This feature can be enabled by software. If an HSE clock failure occurs, the internal RC (16 MHz/8) is automatically selected by the CSS and an interrupt can optionally be generated.
- **Configurable main clock output (CCO):** This outputs an external clock for use by the application.

Bit	Peripheral clock	· BIT ·		Bit	Peripheral clock	Bit	Peripheral clock				
PCKEN17	TIM1	PCKEN13	UART1	PCKEN27	Reserved	PCKEN23	ADC				
PCKEN16	TIM2	PCKEN12	Reserved	PCKEN26	Reserved	PCKEN22	AWU				
PCKEN15	TIM3	PCKEN11	SPI	PCKEN25	Reserved	PCKEN21	Reserved				
PCKEN14	TIM4	PCKEN10	l ² C	PCKEN24	Reserved	PCKEN20	Reserved				

 Table 2.
 Peripheral clock gating bit assignments in CLK_PCKENR1/2 registers



4.6 **Power management**

For efficent power management, the application can be put in one of four different low-power modes. You can configure each mode to obtain the best compromise between lowest power consumption, fastest start-up time and available wakeup sources.

- *Wait mode*: In this mode, the CPU is stopped, but peripherals are kept running. The wakeup is performed by an internal or external interrupt or reset.
- Active halt mode with regulator on: In this mode, the CPU and peripheral clocks are stopped. An internal wakeup is generated at programmable intervals by the auto wake up unit (AWU). The main voltage regulator is kept powered on, so current consumption is higher than in active halt mode with regulator off, but the wakeup time is faster. Wakeup is triggered by the internal AWU interrupt, external interrupt or reset.
- Active halt mode with regulator off: This mode is the same as active halt with regulator on, except that the main voltage regulator is powered off, so the wake up time is slower.
- *Halt mode*: In this mode the microcontroller uses the least power. The CPU and peripheral clocks are stopped, the main voltage regulator is powered off. Wakeup is triggered by external event or reset.

4.7 Watchdog timers

The watchdog system is based on two independent timers providing maximum security to the applications.

Activation of the watchdog timers is controlled by option bytes or by software. Once activated, the watchdogs cannot be disabled by the user program without performing a reset.

Window watchdog timer

The window watchdog is used to detect the occurrence of a software fault, usually generated by external interferences or by unexpected logical conditions, which cause the application program to abandon its normal sequence.

The window function can be used to trim the watchdog behavior to match the application perfectly.

The application software must refresh the counter before time-out and during a limited time window.

A reset is generated in two situations:

- 1. Timeout: At 16 MHz CPU clock the time-out period can be adjusted between 75 μ s up to 64 ms.
- 2. Refresh out of window: The downcounter is refreshed before its value is lower than the one stored in the window register.



Independent watchdog timer

The independent watchdog peripheral can be used to resolve processor malfunctions due to hardware or software failures.

It is clocked by the 128 kHZ LSI internal RC clock source, and thus stays active even in case of a CPU clock failure

The IWDG time base spans from 60 μs to 1 s.

4.8 Auto wakeup counter

- Used for auto wakeup from active halt mode
- Clock source: Internal 128 kHz internal low frequency RC oscillator or external clock
- LSI clock can be internally connected to TIM1 input capture channel 1 for calibration

4.9 Beeper

The beeper function outputs a signal on the BEEP pin for sound generation. The signal is in the range of 1, 2 or 4 kHz.

4.10 TIM1 - 16-bit advanced control timer

This is a high-end timer designed for a wide range of control applications. With its complementary outputs, dead-time control and center-aligned PWM capability, the field of applications is extended to motor control, lighting and half-bridge driver

- 16-bit up, down and up/down autoreload counter with 16-bit prescaler
- Four independent capture/compare channels (CAPCOM) configurable as input capture, output compare, PWM generation (edge and center aligned mode) and single pulse mode output
- Synchronization module to control the timer with external signals
- Break input to force the timer outputs into a defined state
- Three complementary outputs with adjustable dead time
- Encoder mode
- Interrupt sources: 3 x input capture/output compare, 1 x overflow/update, 1 x break

4.11 TIM2 - 16-bit general purpose timer

- 16-bit autoreload (AR) up-counter
- 15-bit prescaler adjustable to fixed power of 2 ratios 1...32768
- 3 individually configurable capture/compare channels
- PWM mode
- Interrupt sources: 3 x input capture/output compare, 1 x overflow/update



4.12 TIM4 - 8-bit basic timer

- 8-bit autoreload, adjustable prescaler ratio to any power of 2 from 1 to 128
- Clock source: CPU clock
- Interrupt source: 1 x overflow/update

Table 3.TIM timer features

Timer	Counter size (bits)	Prescaler	Counting mode	CAPCOM channels	Complem. outputs	Ext. trigger	Timer synchronization/ chaining
TIM1	16	Any integer from 1 to 65536	Up/down	4	3	Yes	
TIM2	16	Any power of 2 from 1 to 32768	Up	3	0	No	No
TIM4	8	Any power of 2 from 1 to 128	Up	0	0	No	

4.13 Analog-to-digital converter (ADC1)

STM8S103x products contain a 10-bit successive approximation A/D converter (ADC1) with up to 5 external multiplexed input channels and the following main features:

- Input voltage range: 0 to V_{DD}
- Conversion time: 14 clock cycles
- Single and continuous and buffered continuous conversion modes
- Buffer size (n x 10 bits) where x = number of input channels
- Scan mode for single and continuous conversion of a sequence of channels
- Analog watchdog capability with programmable upper and lower thresholds
- Analog watchdog interrupt
- External trigger input
- Trigger from TIM1 TRGO
- End of conversion (EOC) interrupt

4.14 Communication interfaces

The following communication interfaces are implemented:

- UART1: Full feature UART, synchronous mode, SPI master mode, Smartcard mode, IrDA mode, single wire mode, LIN2.1 master capability
- SPI : Full and half-duplex, 8 Mbit/s
- I²C: Up to 400 Kbit/s



4.14.1 UART1

Main features

- One Mbit/s full duplex SCI
- SPI emulation
- High precision baud rate generator
- Smartcard emulation
- IrDA SIR encoder decoder
- LIN master mode
- Single wire half duplex mode

Asynchronous communication (UART mode)

- Full duplex communication NRZ standard format (mark/space)
- Programmable transmit and receive baud rates up to 1 Mbit/s (f_{CPU}/16) and capable of following any standard baud rate regardless of the input frequency
- Separate enable bits for transmitter and receiver
- Two receiver wakeup modes:
 - Address bit (MSB)
 - Idle line (interrupt)
- Transmission error detection with interrupt generation
- Parity control

Synchronous communication

- Full duplex synchronous transfers
- SPI master operation
- 8-bit data communication
- Maximum speed: 1 Mbit/s at 16 MHz (f_{CPU}/16)

LIN master mode

- Emission: Generates 13-bit synch break frame
- Reception: Detects 11-bit break frame

4.14.2 SPI

- Maximum speed: 8 Mbit/s (f_{MASTER}/2) both for master and slave
- Full duplex synchronous transfers
- Simplex synchronous transfers on two lines with a possible bidirectional data line
- Master or slave operation selectable by hardware or software
- CRC calculation
- 1 byte Tx and Rx buffer
- Slave/master selection input pin



4.14.3 I²C

- I²C master features:
 - Clock generation
 - Start and stop generation
 - I²C slave features:
 - Programmable I²C address detection
 - Stop bit detection
- Generation and detection of 7-bit/10-bit addressing and general call
- Supports different communication speeds:
 - Standard speed (up to 100 kHz)
 - Fast speed (up to 400 kHz)



5 Pinout and pin description



Figure 3. STM8S103K VFQFPN32/LQFP32 pinout

1. (HS) high sink capability.

2. (T) True open drain (P-buffer and protection diode to $V_{\mbox{\scriptsize DD}}$ not implemented).

3. [] alternate function remapping option (If the same alternate function is shown twice, it indicates an exclusive choice not a duplication of the function).



Туре	I= Input, O = Output, S = Power supply							
Level	Input	CM = CMOS						
	Output HS = High sink							
Output speed	O2 = Fast (O3 = Fast/s	O1 = Slow (up to 2 MHz) O2 = Fast (up to 10 MHz) O3 = Fast/slow programmability with slow as default state after reset O4 = Fast/slow programmability with fast as default state after reset						
Port and control	Input	float = floating, wpu = weak pull-up						
configuration	Output	T = True open drain, OD = Open drain, PP = Push pull						
Reset state	Bold X							

Table 4. Legend/abbreviations

Table 5. VFQFPN32/LQFP32 pin description

			Input			Output				Ę o		Alternate
Pin no.	Pin name	Type	floating	ndw	Ext. interrupt	High sink ⁽¹⁾	Speed	QD	dd	Main function (after reset)	Default alternate function	function after remap [option bit]
1	NRST	I/O		Х						Reset		
2	PA1/OSCIN ⁽²⁾	I/O	X	х	х		01	Х	х	Port A1	Resonator/crystal in	
3	PA2/OSCOUT	I/O	X	х	х		01	х	х	Port A2	Resonator/crystal out	
4	V _{SS}	S								Digital gro	und	
5	VCAP	S								1.8 V regu	lator capacitor	
6	V _{DD}	S								Digital power supply		
7	PA3/TIM2_CH3 [SPI_NSS]	I/O	x	x	x	HS	O3	x	x	Port A3	Timer 2 channel 3	SPI master/ slave select [AFR1]
8	PF4	I/O	X	Х			01	Х	Х	Port F4		
9	PB7	I/O	Х	Х	Х		01	Х	Х	Port B7		
10	PB6	I/O	Х	Х	Х		01	Х	Х	Port B6		
11	PB5/I2C_SDA	I/O	Х		Х		01	T ⁽³⁾		Port B5	I ² C data	
12	PB4/I2C_SCL	I/O	Х		Х		01	T ⁽³⁾		Port B4	I ² C clock	
13	PB3/AIN3/TIM1_ ETR	I/O	x	х	х	HS	O3	x	х	Port B3	Analog input 3/ Timer 1 external trigger	
14	PB2/AIN2/TIM1_CH 3N	I/O	x	х	х	нs	O3	x	Х	Port B2	Analog input 2/ Timer 1 - inverted channel 3	



			I	npu	t		Out	put		5		Alternate
Pin no.	Pin name	Type	floating	ndm	Ext. interrupt	High sink ⁽¹⁾	Speed	ОD	ЪР	Main function (after reset)	Default alternate function	function after remap [option bit]
15	PB1/AIN1/TIM1_CH 2N	I/O	x	х	х	HS	O3	х	x	Port B1	Analog input 1/ Timer 1 - inverted channel 2	
16	PB0/AIN0/TIM1_CH 1N	I/O	x	х	х	HS	О3	х	x	Port B0	Analog input 0/ Timer 1 - inverted channel 1	
17	PE5/SPI_NSS	I/O	x	х	х	HS	O3	х	х	Port E5	SPI master/slave select	
18	PC1/TIM1_CH1/ UART1_CK	I/O	х	х	х	HS	O3	х	х	Port C1	Timer 1 - channel 1 UART1 clock	
19	PC2/TIM1_CH2	I/O	X	Х	Х	HS	O3	Х	Х	Port C2	Timer 1 - channel 2	
20	PC3/TIM1_CH3	I/O	Х	Х	Х	HS	O3	Х	Х	Port C3	Timer 1 - channel 3	
21	PC4/TIM1_CH4/ CLK_CCO	I/O	x	х	х	HS	O3	х	x	Port C4	Timer 1 - channel 4 /configurable clock output	
22	PC5/SPI_SCK	I/O	Х	Х	Х	HS	O3	Х	Х	Port C5	SPI clock	
23	PC6/SPI_MOSI	I/O	х	х	х	HS	O3	х	х	Port C6	SPI master out/ slave in	
24	PC7/SPI_MISO	I/O	x	х	х	HS	O3	х	х	Port C7	SPI master in/ slave out	
25	PD0/TIM1_BKIN [CLK_CCO]	I/O	x	х	х	HS	O3	х	х	Port D0	Timer 1 - break input	Con- figurable clock output [AFR5]
26	PD1/SWIM	I/O	Х	Х	Х	HS	04	Х	Х	Port D1	SWIM data interface	
27	PD2[TIM2_CH3]	I/O	x	x	х	HS	O3	х	x	Port D2		Timer 2 - channel 3 [AFR1]
28	PD3/TIM2_CH2/ ADC_ETR	I/O	x	х	х	HS	O3	х	x	Port D3	Timer 2 - channel 2/ADC external trigger	
29	PD4/BEEP/TIM2_CH 1	I/O	x	х	х	HS	O3	х	х	Port D4	Timer 2 - channel 1/BEEP output	
30	PD5/UART1_TX	I/O	x	х	х	HS	O3	х	х	Port D5	UART1 data transmit	

Table 5. VFQFPN32/LQFP32 pin description (continued)



			Input			Output				u (Alternate
Pin no.	Pin name	Type	floating	ndm	Ext. interrupt	High sink ⁽¹⁾	Speed	ao	dd	Main function (after reset)	Default alternate function	function after remap [option bit]
31	PD6/UART1_RX	I/O	Х	Х	Х	HS	O3	Х	Х	Port D6	UART1 data receive	
32	PD7/TLI (TIM1_CH4)	I/O	x	х	х	HS	O3	х	х	Port D7	Top level interrupt	Timer 1 - channel 4 [AFR6]

Table 5.VFQFPN32/LQFP32 pin description (continued)

1. I/O pins used simultaneously for high current source/sink must be uniformly spaced around the package. In addition, the total driven current must respect the absolute maximum ratings (see *Table 16: Current characteristics*.

2. When the MCU is in Halt/Active-halt mode, PA1 is automatically configured in input weak pull up and cannot be used for waking up the device. In this mode, the output state of PA1 is not driven. It is recommended to use PA1 only in input mode if Halt/Active-halt is used in the application.

 In the open-drain output column, 'T' defines a true open-drain I/O (P-buffer and protection diode to V_{DD} are not implemented)

Figure 4. STM8S103F TSSOP20-pin pinout



1. (HS) high sink capability.

2. (T) True open drain (P-buffer and protection diode to $V_{\mbox{DD}}$ not implemented).

3. [] alternate function remapping option.





Figure 5. STM8S103F UFQFPN20-pin pinout

1. (HS) high sink capability.

2. (T) True open drain (P-buffer and protection diode to V_{DD} not implemented).

3. [] alternate function remapping option.



Table 6.	STM8S103F	pin description
----------	-----------	-----------------

Pin	no.			Ē	npu	t		Out	put		5 -		Alternate
TSSPOP20	UFQFPN20	Pin name	Type	floating	ndm	Ext. interrupt	High sink ⁽¹⁾	Speed	OD	ΡР	Main function (after reset)	Default alternate function	function after remap [option bit]
1	18	PD4/BEEP/TIM2_CH1 /UART1_CK	I/O	x	х	х	HS	O3	х	x	Port D4	Timer 2 - channel 1/BEEP output/ UART1 clock	
2	19	PD5/AIN5/UART1_TX	I/O	x	x	х	HS	O3	х	x	Port D5	Analog input 5/ UART1 data transmit	
3	20	PD6/AIN6/UART1_RX	I/O	x	x	х	HS	O3	х	x	Port D6	Analog input 6/ UART1 data receive	
4	1	NRST	I/O		Χ						Reset		
5	2	PA1/OSCIN ⁽²⁾	I/O	x	х	х		01	х	х	Port A1	Resonator/crystal in	
6	3	PA2/OSCOUT	I/O	x	х	х		01	х	х	Port A2	Resonator/crystal out	
7	4	V _{SS}	S								Digital gro	und	
8	5	VCAP	S								1.8 V regulator capacitor		
9	6	V _{DD}	S								Digital pov	wer supply	
10	7	PA3/TIM2_CH3 [SPI_NSS]	I/O	x	x	х	HS	O3	х	x	Port A3	Timer 2 channel 3	SPI master/ slave select [AFR1]
11	8	PB5/I2C_SDA [TIM1_BKIN]	I/O	x		х		01	T ⁽³⁾		Port B5	I ² C data	Timer 1 - break input [AFR4]
12	9	PB4/I2C_SCL	I/O	x		x		01	T ⁽²⁾		Port B4	I ² C clock	ADC external trigger [AFR4]
13	10	PC3/TIM1_CH3 [TLI] [TIM1_CH1N]	I/O	x	x	x	HS	O3	x	x	Port C3	Timer 1 - channel 3	Top level interrupt [AFR3] Timer 1 - inverted channel 1 [AFR7]



Pin	no.			I	npu	t		Out	put		50		Alternate
TSSPOP20	UFQFPN20	Pin name	Type	floating	ndm	Ext. interrupt	High sink ⁽¹⁾	Speed	ОD	РР	Main function (after reset)	Default alternate function	function after remap [option bit]
14	11	PC4/CLK_CCO/ TIM1_CH4 [AIN2] [TIM1_CH2N]	I/O	x	x	x	HS	O3	x	x	Port C4	Configurable clock output/Timer 1 - channel 4	Analog input 2 [AFR2] Timer 1 - inverted channel 2 [AFR7]
15	12	PC5/SPI_SCK [TIM2_CH1]	I/O	x	х	х	HS	O3	х	x	Port C5	SPI clock	Timer 2 - channel 1 [AFR0]
16	13	PC6/SPI_MOSI [TIM1_CH1]	I/O	x	х	х	HS	O3	х	x	Port C6	SPI master out/ slave in	Timer 1 - channel 1 [AFR0]
17	14	PC7/SPI_MISO [TIM1_CH2]	I/O	x	х	х	HS	O3	х	x	Port C7	SPI master in/ slave out	Timer 1 - channel 2 [AFR0]
18	15	PD1/SWIM	I/O	x	х	х	нs	04	х	х	Port D1	SWIM data interface	
19	16	PD2 [AIN3] [TIM2_CH3]	I/O	x	х	х	HS	О3	x	x	Port D2		Analog input 3 [AFR2] Timer 2 - channel 3 [AFR1]
20	17	PD3/AIN4/TIM2_CH2/ ADC_ETR	I/O	x	х	х	HS	O3	х	x	Port D3	Analog input 4/ Timer 2 - channel 2/ADC external trigger	

Table 6. STM8S103F pin description (continued)

1. I/O pins used simultaneously for high current source/sink must be uniformly spaced around the package. In addition, the total driven current must respect the absolute maximum ratings (see *Table 16: Current characteristics*.

2. When the MCU is in halt/active-halt mode, PA1 is automatically configured in input weak pull up and cannot be used for waking up the device. In this mode, the output state of PA1 is not driven. It is recommended to use PA1 only in input mode if halt/active-halt is used in the application.

 In the open-drain output column, 'T' defines a true open-drain I/O (P-buffer and protection diode to V_{DD} are not implemented).



5.1 Alternate function remapping

As shown in the rightmost column of the pin description table, some alternate functions can be remapped at different I/O ports by programming one of eight AFR (alternate function remap) option bits. Refer to *Section 8: Option bytes*. When the remapping option is active, the default alternate function is no longer available.

To use an alternate function, the corresponding peripheral must be enabled in the peripheral registers.

Alternate function remapping does not effect GPIO capabilities of the I/O ports (see the GPIO section of the family reference manual, RM0016).



6 Memory and register map

6.1 Memory map

Figure 6. Memory map





57

6.2 Register map

Table 7. I/O port hardware regist

Address	Block	Register label	Register name	Reset status
0x00 5000		PA_ODR	Port A data output latch register	0x00
0x00 5001		PA_IDR	Port A input pin value register	0x00
0x00 5002	Port A	PA_DDR	Port A data direction register	0x00
0x00 5003		PA_CR1	Port A control register 1	0x00
0x00 5004		PA_CR2	Port A control register 2	0x00
0x00 5005		PB_ODR	Port B data output latch register	0x00
0x00 5006		PB_IDR	Port B input pin value register	0x00
0x00 5007	Port B	PB_DDR	Port B data direction register	0x00
0x00 5008		PB_CR1	Port B control register 1	0x00
0x00 5009		PB_CR2	Port B control register 2	0x00
0x00 500A		PC_ODR	Port C data output latch register	0x00
0x00 500B		PB_IDR	Port C input pin value register	0x00
0x00 500C	Port C	PC_DDR	Port C data direction register	0x00
0x00 500D		PC_CR1	Port C control register 1	0x00
0x00 500E		PC_CR2	Port C control register 2	0x00
0x00 500F		PD_ODR	Port D data output latch register	0x00
0x00 5010		PD_IDR	Port D input pin value register	0x00
0x00 5011	Port D	PD_DDR	Port D data direction register	0x00
0x00 5012		PD_CR1	Port D control register 1	0x02
0x00 5013		PD_CR2	Port D control register 2	0x00
0x00 5014		PE_ODR	Port E data output latch register	0x00
0x00 5015		PE_IDR	Port E input pin value register	0x00
0x00 5016	Port E	PE_DDR	Port E data direction register	0x00
0x00 5017	Ī	PE_CR1	Port E control register 1	0x00
0x00 5018	Ī	PE_CR2	Port E control register 2	0x00
0x00 5019		PF_ODR	Port F data output latch register	0x00
0x00 501A		PF_IDR	Port F input pin value register	0x00
0x00 501B	Port F	PF_DDR	Port F data direction register	0x00
0x00 501C	Ī	PF_CR1	Port F control register 1	0x00
0x00 501D		PF_CR2	Port F control register 2	0x00



Address	Block	Register label	Register name	Reset status				
0x00 501E to 0x00 5059		Re	eserved area (60 bytes)					
0x00 505A		FLASH_CR1	Flash control register 1	0x00				
0x00 505B		FLASH_CR2	Flash control register 2	0x00				
0x00 505C		FLASH_NCR2	Flash complementary control register 2	0xFF				
0x00 505D	Flash	FLASH _FPR	Flash protection register	0x00				
0x00 505E		FLASH_NFPR	Flash complementary protection register	0xFF				
0x00 505F		FLASH_IAPSR	Flash in-application programming status register	0x00				
0x00 5060 to 0x00 5061		Reserved area (2 bytes)						
0x00 5062	Flash	FLASH _PUKR	Flash program memory unprotection register	0x00				
0x00 5063		F	Reserved area (1 byte)					
0x00 5064	Flash	FLASH _DUKR	Data EEPROM unprotection register	0x00				
0x00 5065 to 0x00 509F		Re	eserved area (59 bytes)					
0x00 50A0	ІТС	EXTI_CR1	External interrupt control register 1	0x00				
0x00 50A1		EXTI_CR2	External interrupt control register 2	0x00				
0x00 50A2 to 0x00 50B2		Re	eserved area (17 bytes)					
0x00 50B3	RST	RST_SR	Reset status register	хх				
0x00 50B4 to 0x00 50BF		Re	eserved area (12 bytes)	-				
0x00 50C0	CLK	CLK_ICKR	Internal clock control register	0x01				
0x00 50C1		CLK_ECKR	External clock control register	0x00				
0x00 50C2		F	Reserved area (1 byte)					

 Table 8.
 General hardware register map



Address	Block	Register label	Register name	Reset status				
0x00 50C3		CLK_CMSR	Clock master status register	0xE1				
0x00 50C4		CLK_SWR	Clock master switch register	0xE1				
0x00 50C5		CLK_SWCR	Clock switch control register	0bxxx 0000				
0x00 50C6		CLK_CKDIVR	Clock divider register	0x18				
0x00 50C7		CLK_PCKENR1	Peripheral clock gating register 1	0xFF				
0x00 50C8	CLK	CLK_CSSR	Clock security system register	0x00				
0x00 50C9		CLK_CCOR	Configurable clock control register	0x00				
0x00 50CA		CLK_PCKENR2	Peripheral clock gating register 2	0xFF				
0x00 50CB		CLK_CANCCR	CAN clock control register	0x00				
0x00 50CC		CLK_HSITRIMR	HSI clock calibration trimming register	хх				
0x00 50CD		CLK_SWIMCCR	SWIM clock control register	x0				
0x00 50CE to 0x00 50D0		Reserved area (3 bytes)						
0x00 50D1	WWDG	WWDG_CR	WWDG control register	0x7F				
0x00 50D2	wwbd	WWDG_WR	WWDR window register	0x7F				
0x00 50D3 to 00 50DF		Re	eserved area (13 bytes)					
0x00 50E0		IWDG_KR	IWDG key register	-				
0x00 50E1	IWDG	IWDG_PR	IWDG prescaler register	0x00				
0x00 50E2		IWDG_RLR	IWDG reload register	0xFF				
0x00 50E3 to 0x00 50EF		Re	eserved area (13 bytes)					
0x00 50F0		AWU_CSR1	AWU control/status register 1	0x00				
0x00 50F1	AWU	AWU_APR	AWU asynchronous prescaler buffer register	0x3F				
0x00 50F2	7	AWU_TBR	AWU timebase selection register	0x00				
0x00 50F3	BEEP	BEEP_CSR	BEEP control/status register	0x1F				
0x00 50F4 to 0x00 50FF		Reserved area (12 bytes)						

 Table 8.
 General hardware register map (continued)





Address	Block	Register label	Register name	Reset status				
0x00 5200		SPI_CR1	SPI control register 1	0x00				
0x00 5201		SPI_CR2	SPI control register 2	0x00				
0x00 5202		SPI_ICR	SPI interrupt control register	0x00				
0x00 5203	SPI	SPI_SR	SPI status register	0x02				
0x00 5204	- SFI	SPI_DR	SPI data register	0x00				
0x00 5205	-	SPI_CRCPR	SPI CRC polynomial register	0x07				
0x00 5206	-	SPI_RXCRCR	SPI Rx CRC register	0xFF				
0x00 5207		SPI_TXCRCR	SPI Tx CRC register	0xFF				
0x00 5208 to 0x00 520F		R	eserved area (8 bytes)					
0x00 5210		I2C_CR1	I ² C control register 1	0x00				
0x00 5211		I2C_CR2	I ² C control register 2	0x00				
0x00 5212	-	I2C_FREQR	I ² C frequency register	0x00				
0x00 5213		I2C_OARL	I ² C Own address register low	0x00				
0x00 5214	-	I2C_OARH	I ² C Own address register high	0x00				
0x00 5215			Reserved					
0x00 5216		I2C_DR	I ² C data register	0x00				
0x00 5217	l ² C	I2C_SR1	I ² C status register 1	0x00				
0x00 5218		I2C_SR2	I ² C status register 2	0x00				
0x00 5219		I2C_SR3	I ² C status register 3	0x0x				
0x00 521A	-	I2C_ITR	I ² C interrupt control register	0x00				
0x00 521B		I2C_CCRL	I ² C Clock control register low	0x00				
0x00 521C		I2C_CCRH	I ² C Clock control register high	0x00				
0x00 521D		I2C_TRISER	I ² C TRISE register	0x02				
0x00 521E		I2C_PECR	I ² C packet error checking register	0x00				
0x00 521F to 0x00 522F		Reserved area (17 bytes)						

 Table 8.
 General hardware register map (continued)



Address	Block	Register label	Register name	Reset status
0x00 5230		UART1_SR	UART1 status register	C0h
0x00 5231		UART1_DR	UART1 data register	xxh
0x00 5232		UART1_BRR1	UART1 baud rate register 1	00h
0x00 5233		UART1_BRR2	UART1 baud rate register 2	00h
0x00 5234		UART1_CR1	UART1 control register 1	00h
0x00 5235	UART1	UART1_CR2	UART1 control register 2	00h
0x00 5236		UART1_CR3	UART1 control register 3	00h
0x00 5237		UART1_CR4	UART1 control register 4	00h
0x00 5238		UART1_CR5	UART1 control register 5	00h
0x00 5239		UART1_GTR	UART1 guard time register	00h
0x00 523A		UART1_PSCR	UART1 prescaler register	00h
0x00 523B to 0x00 523F		R		
0x00 5250		TIM1_CR1	TIM1 control register 1	0x00
0x00 5251		TIM1_CR2	TIM1 control register 2	0x00
0x00 5252		TIM1_SMCR	TIM1 slave mode control register	0x00
0x00 5253		TIM1_ETR	TIM1 external trigger register	0x00
0x00 5254		TIM1_IER	TIM1 interrupt enable register	0x00
0x00 5255		TIM1_SR1	TIM1 status register 1	0x00
0x00 5256		TIM1_SR2	TIM1 status register 2	0x00
0x00 5257		TIM1_EGR	TIM1 event generation register	0x00
0x00 5258	TIM1	TIM1_CCMR1	TIM1 capture/compare mode register 1	0x00
0x00 5259		TIM1_CCMR2	TIM1 capture/compare mode register 2	0x00
0x00 525A		TIM1_CCMR3	TIM1 capture/compare mode register 3	0x00
0x00 525B		TIM1_CCMR4	TIM1 capture/compare mode register 4	0x00
0x00 525C		TIM1_CCER1	TIM1 capture/compare enable register 1	0x00
0x00 525D		TIM1_CCER2	TIM1 capture/compare enable register 2	0x00
0x00 525E	1	TIM1_CNTRH	TIM1 counter high	0x00

 Table 8.
 General hardware register map (continued)



Address	Block	Register label	Register name	Reset status
0x00 525F		TIM1_CNTRL	TIM1 counter low	0x00
0x00 5260		TIM1_PSCRH	TIM1 prescaler register high	0x00
0x00 5261		TIM1_PSCRL	TIM1 prescaler register low	0x00
0x00 5262		TIM1_ARRH	TIM1 auto-reload register high	0xFF
0x00 5263		TIM1_ARRL	TIM1 auto-reload register low	0xFF
0x00 5264		TIM1_RCR	TIM1 repetition counter register	0x00
0x00 5265		TIM1_CCR1H	TIM1 capture/compare register 1 high	0x00
0x00 5266		TIM1_CCR1L	TIM1 capture/compare register 1 low	0x00
0x00 5267	TIM1 cont'd	TIM1_CCR2H	TIM1 capture/compare register 2 high	0x00
0x00 5268		TIM1_CCR2L	TIM1 capture/compare register 2 low	0x00
0x00 5269		TIM1_CCR3H	TIM1 capture/compare register 3 high	0x00
0x00 526A		TIM1_CCR3L	TIM1 capture/compare register 3 low	0x00
0x00 526B		TIM1_CCR4H	TIM1 capture/compare register 4 high	0x00
0x00 526C		TIM1_CCR4L	TIM1 capture/compare register 4 low	0x00
0x00 526D		TIM1_BKR	TIM1 break register	0x00
0x00 526E		TIM1_DTR	TIM1 dead-time register	0x00
0x00 526F		TIM1_OISR	TIM1 output idle state register	0x00
0x00 5270 to 0x00 52FF		Re	eserved area (147 bytes)	
0x00 5300		TIM2_CR1	TIM2 control register 1	0x00
0x00 5301			Reserved	
0x00 5302			Reserved	
0x00 5303		TIM2_IER	TIM2 Interrupt enable register	0x00
0x00 5304		TIM2_SR1	TIM2 status register 1	0x00
0x00 5305		TIM2_SR2	TIM2 status register 2	0x00
0x00 5306	TIM2	TIM2_EGR	TIM2 event generation register	0x00
0x00 5307		TIM2_CCMR1	TIM2 capture/compare mode register 1	0x00
0x00 5308		TIM2_CCMR2	TIM2 capture/compare mode register 2	0x00
0x00 5309		TIM2_CCMR3	TIM2 capture/compare mode register 3	0x00
0x00 530A		TIM2_CCER1	TIM2 capture/compare enable register 1	0x00

 Table 8.
 General hardware register map (continued)



Address	Block	Register label	Register name	Reset status
0x00 530B	TIM2	TIM2_CCER2	TIM2 capture/compare enable register 2	0x00
00 530C0x		TIM2_CNTRH	TIM2 counter high	0x00
0x00 530D		TIM2_CNTRL	TIM2 counter low	0x00
0x00 530E		TIM2_PSCR	TIM2 prescaler register	0x00
0x00 530F		TIM2_ARRH	TIM2 auto-reload register high	0xFF
0x00 5310		TIM2_ARRL	TIM2 auto-reload register low	0xFF
0x00 5311	- cont'd	TIM2_CCR1H	TIM2 capture/compare register 1 high	0x00
0x00 5312	-	TIM2_CCR1L	TIM2 capture/compare register 1 low	0x00
0x00 5313		TIM2_CCR2H	TIM2 capture/compare reg. 2 high	0x00
0x00 5314		TIM2_CCR2L	TIM2 capture/compare register 2 low	0x00
0x00 5315		TIM2_CCR3H	TIM2 capture/compare register 3 high	0x00
0x00 5316		TIM2_CCR3L	TIM2 capture/compare register 3 low	0x00
0x00 5317 to 0x00 533F	Reserved area (43 bytes)			
0x00 5340	-	TIM4_CR1	TIM4 control register 1	0x00
0x00 5341			Reserved	
0x00 5342	TIM4	Reserved		
0x00 5343		TIM4_IER	TIM4 interrupt enable register	0x00
0x00 5344		TIM4_SR	TIM4 status register	0x00
0x00 5345		TIM4_EGR	TIM4 event generation register	0x00
0x00 5346		TIM4_CNTR	TIM4 counter	0x00
0x00 5347		TIM4_PSCR	TIM4 prescaler register	0x00
0x00 5348		TIM4_ARR	TIM4 auto-reload register	0xFF
0x00 5349 to 0x00 53DF	Reserved area (153 bytes)			
0x00 53E0 to 0x00 53F3	ADC1	ADC _DBxR	ADC data buffer registers	0x00
0x00 53F4 to 0x00 53FF	Reserved area (12 bytes)			

 Table 8.
 General hardware register map (continued)


Address	Block	k Register label Register name			
0x00 5400		ADC _CSR	ADC control/status register	0x00	
0x00 5401		ADC_CR1	ADC configuration register 1	0x00	
0x00 5402		ADC_CR2	ADC configuration register 2	0x00	
0x00 5403		ADC_CR3	ADC configuration register 3	0x00	
0x00 5404		ADC_DRH	ADC data register high	0x00	
0x00 5405		ADC_DRL	ADC data register low	0x00	
0x00 5406		ADC_TDRH	ADC Schmitt trigger disable register high	0x00	
0x00 5407		ADC_TDRL	ADC Schmitt trigger disable register low	0x00	
0x00 5408	ADC1 cont'd	ADC_HTRH	ADC high threshold register high	0x03	
0x00 5409	cont a	ADC_HTRL	ADC high threshold register low	0xFF	
0x00 540A		ADC_LTRH	ADC low threshold register high	0x00	
0x00 540B		ADC_LTRL	ADC low threshold register low	0x00	
0x00 540C		ADC_AWSRH	ADC analog watchdog status register high	0x00	
0x00 540D		ADC_AWSRL	ADC analog watchdog status register low	0x00	
0x00 540E		ADC _AWCRH	ADC analog watchdog control register high	0x00	
0x00 540F		ADC_AWCRL	ADC analog watchdog control register low	0x00	
0x00 5410 to 0x00 57FF		Re	served area (1008 bytes)		

 Table 8.
 General hardware register map (continued)



Address	Block	Register label	el Register name			
0x00 7F00		А	Accumulator	0x00		
0x00 7F01		PCE	Program counter extended	0x00		
0x00 7F02		PCH	Program counter high	0x00		
0x00 7F03		PCL	Program counter low	0x00		
0x00 7F04		ХН	X index register high	0x00		
0x00 7F05	CPU ⁽¹⁾	XL	X index register low	0x00		
0x00 7F06		YH	Y index register high	0x00		
0x00 7F07		YL	Y index register low	0x00		
0x00 7F08		SPH	Stack pointer high	0x03		
0x00 7F09		SPL	Stack pointer low	0xFF		
0x00 7F0A		CCR	Condition code register	0x28		
0x00 7F0B to 0x00 7F5F			Reserved area (85 bytes)			
0x00 7F60	CPU	CFG_GCR	Global configuration register	0x00		
0x00 7F70		ITC_SPR1	Interrupt software priority register 1	0xFF		
0x00 7F71		ITC_SPR2	Interrupt software priority register 2	0xFF		
0x00 7F72		ITC_SPR3	Interrupt software priority register 3	0xFF		
0x00 7F73	ITC	ITC_SPR4	Interrupt software priority register 4	0xFF		
0x00 7F74	ne	ITC_SPR5	Interrupt software priority register 5	0xFF		
0x00 7F75		ITC_SPR6	Interrupt software priority register 6	0xFF		
0x00 7F76		ITC_SPR7	Interrupt software priority register 7	0xFF		
0x00 7F77		ITC_SPR8	Interrupt software priority register 8	0xFF		
0x00 7F78 to 0x00 7F79		·	Reserved area (2 bytes)			
0x00 7F80	SWIM	SWIM_CSR	SWIM control status register	0x00		
0x00 7F81 to 0x00 7F8F			Reserved area (15 bytes)			

 Table 9.
 CPU/SWIM/debug module/interrupt controller registers



Table 9.	CPU/SWIM/debug module/interrupt controller registers (continued)					
Address	Block	Register label	Register name	Reset status		
0x00 7F90		DM_BK1RE	DM breakpoint 1 register extended byte	0xFF		
0x00 7F91		DM_BK1RH	DM breakpoint 1 register high byte	0xFF		
0x00 7F92		DM_BK1RL	DM breakpoint 1 register low byte	0xFF		
0x00 7F93		DM_BK2RE	DM breakpoint 2 register extended byte	0xFF		
0x00 7F94		DM_BK2RH	DM breakpoint 2 register high byte	0xFF		
0x00 7F95	DM	DM_BK2RL	DM breakpoint 2 register low byte	0xFF		
0x00 7F96		DM_CR1	DM debug module control register 1	0x00		
0x00 7F97		DM_CR2	DM debug module control register 2	0x00		
0x00 7F98		DM_CSR1	DM debug module control/status register 1	0x10		
0x00 7F99		DM_CSR2	DM debug module control/status register 2	0x00		
0x00 7F9A		DM_ENFCTR	DM enable function register	0xFF		
0x00 7F9B to 0x00 7F9F			Reserved area (5 bytes)			

 Table 9.
 CPU/SWIM/debug module/interrupt controller registers (continued)

1. Accessible by debug module only



7 Interrupt vector mapping

IRQ no.	Source block	Description	Wakeup from halt mode	Wakeup from active-halt mode	Vector address
	RESET	Reset	Yes	Yes	0x00 8000
	TRAP	Software interrupt	-	-	0x00 8004
0	TLI	External top level interrupt	-	-	0x00 8008
1	AWU	Auto wake up from halt	-	Yes	0x00 800C
2	CLK	Clock controller	-	-	0x00 8010
3	EXTI0	Port A external interrupts	Yes ⁽¹⁾	Yes ⁽¹⁾	0x00 8014
4	EXTI1	Port B external interrupts	Yes	Yes	0x00 8018
5	EXTI2	Port C external interrupts	Yes	Yes	0x00 801C
6	EXTI3	Port D external interrupts	Yes	Yes	0x00 8020
7	EXTI4	Port E external interrupts	Yes	Yes	0x00 8024
8		Reserved	-	-	0x00 8028
9		Reserved	-	-	0x00 802C
10	SPI	End of transfer	Yes	Yes	0x00 8030
11	TIM1	TIM1 update/overflow/underflow/ trigger/break	-	-	0x00 8034
12	TIM1	TIM1 capture/compare	-	-	0x00 8038
13	TIM2	TIM2 update /overflow	-	-	0x00 803C
14	TIM2	TIM2 capture/compare	-	-	0x00 8040
15		Reserved	-	-	0x00 8044
16		Reserved	-	-	0x00 8048
17	UART1	Tx complete	-	-	0x00 804C
18	UART1	Receive register DATA FULL	-	-	0x00 8050
19	l ² C	I ² C interrupt	Yes	Yes	0x00 8054
20		Reserved	-	-	0x00 8058
21		Reserved	-	-	0x00 805C
22	ADC1	ADC1 end of conversion/analog watchdog interrupt	-	-	0x00 8060
23	TIM4	TIM4 update/overflow	-	-	0x00 8064
24	Flash	EOP/WR_PG_DIS	-	-	0x00 8068
		Reserved			0x00 806C to 0x00 807C

Table 10.Interrupt mapping

1. Except PA1



8 Option bytes

Option bytes contain configurations for device hardware features as well as the memory protection of the device. They are stored in a dedicated block of the memory. Except for the ROP (read-out protection) byte, each option byte has to be stored twice, in a regular form (OPTx) and a complemented one (NOPTx) for redundancy.

Option bytes can be modified in ICP mode (via SWIM) by accessing the EEPROM address shown in *Table 11: Option bytes* below.

Option bytes can also be modified 'on the fly' by the application in IAP mode, except the ROP option that can only be modified in ICP mode (via SWIM).

Refer to the STM8S Flash programming manual (PM0051) and STM8 SWIM communication protocol and debug module user manual (UM0470) for information on SWIM programming procedures.

Adda	Option	Option		Option bits							Factory
Addr. name		byte no.	7	6	5	4	3	2	1	0	default setting
0x4800	Read-out protection (ROP)	OPT0		ROP[7:0]						00h	
0x4801	User boot	OPT1		UBC[7:0]						00h	
0x4802	code(UBC)	NOPT1		NUBC							FFh
0x4803	Alternate	OPT2	AFR7	AFR7 AFR6 AFR5			AFR3	AFR2	AFR1	AFR0	00h
0x4804	function remapping (AFR)	NOPT2	NAFR7	NAFR6	NAFR5	NAFR4	NAFR3	NAFR2	NAFR1	NAFR0	FFh
0x4805h	Miscellaneous	OPT3		Reserved			LSI _EN	IWDG _HW	WWDG _HW	WWDG _HALT	00h
0x4806	option	NOPT3		Reserved			NLSI _EN	NIWDG_H W	NWWDG _HW	NWWG _HALT	FFh
0x4807	Clock option	OPT4		Reserved			EXT CLK	CKAWU SEL	PRS C1	PRS C0	00h
0x4808		NOPT4		Reserved			NEXT CLK	NCKAWUS EL	NPR SC1	NPR SC0	FFh
0x4809	HSE clock	OPT5				HSE	CNT[7:0]			·	00h
0x480A	startup	NOPT5				NHS	ECNT[7:0]				FFh

Table 11. Option bytes



Option byte no.	Description
OPT0	ROP[7:0] Memory readout protection (ROP) 0xAA: Enable readout protection (write access via SWIM protocol) Note: Refer to the family reference manual (RM0016) section on Flash/EEPROM memory readout protection for details.
OPT1	UBC[7:0] User boot code area 0x00: no UBC, no write-protection 0x01: Page 0 defined as UBC, memory write-protected 0x02: Pages 0 to 1 defined as UBC, memory write-protected. Page 0 and 1 contain the interrupt vectors. 0x7F: Pages 0 to 126 defined as UBC, memory write-protected Other values: Pages 0 to 127 defined as UBC, memory write-protected Note: Refer to the family reference manual (RM0016) section on Flash write protection for more details.
OPT2 OPT3	AFR[7:0] Refer to <i>Table 13</i> and <i>Table 14</i> respectively for alternate function remapping descriptions for 32-pin and 20-pin devices.
	HSITRIM: High speed internal clock trimming register size 0: 3-bit trimming supported in CLK_HSITRIMR register 1: 4-bit trimming supported in CLK_HSITRIMR register
	LSI_EN: Low speed internal clock enable 0: LSI clock is not available as CPU clock source 1: LSI clock is available as CPU clock source
	IWDG_HW: Independent watchdog 0: IWDG Independent watchdog activated by software 1: IWDG Independent watchdog activated by hardware
	WWDG_HW: Window watchdog activation 0: WWDG window watchdog activated by software 1: WWDG window watchdog activated by hardware
	WWDG_HALT: Window watchdog reset on halt 0: No reset generated on halt if WWDG active 1: Reset generated on halt if WWDG active

 Table 12.
 Option byte description



Option byte no.	Description
	EXTCLK: <i>External clock selection</i> 0: External crystal connected to OSCIN/OSCOUT 1: External clock signal on OSCIN
OPT4	CKAWUSEL: Auto wake-up unit/clock 0: LSI clock source selected for AWU 1: HSE clock with prescaler selected as clock source for for AWU
	PRSC[1:0] AWU clock prescaler 0x: 16 MHz to 128 kHz prescaler 10: 8 MHz to 128 kHz prescaler 11: 4 MHz to 128 kHz prescaler
OPT5	HSECNT[7:0]: HSE crystal oscillator stabilization time 0x00: 2048 HSE cycles 0xB4: 128 HSE cycles 0xD2: 8 HSE cycles 0xE1: 0.5 HSE cycles

	Table 12. O	ption byte	description	(continued)
--	-------------	------------	-------------	-------------

Table 13.	STM8S103K alternate function remapping bits for 32-pin devices
-----------	--

Option byte no.	Description ⁽¹⁾
	AFR7 Alternate function remapping option 7
	Reserved.
	AFR6 Alternate function remapping option 6
	 0: AFR6 remapping option inactive: Default alternate function⁽²⁾. 1: Port D7 alternate function = TIM1_CH4.
	AFR5 Alternate function remapping option 5
	 0: AFR5 remapping option inactive: Default alternate function⁽²⁾. 1: Port D0 alternate function = CLK_CCO.
OPT2	AFR[4:2] Alternate function remapping options 4:2
	Reserved.
	AFR1 Alternate function remapping option 1
	 0: AFR1 remapping option inactive: Default alternate functions⁽²⁾. 1: Port A3 alternate function = SPI_NSS; port D2 alternate function = TIM2_CH3.
	AFR0 Alternate function remapping option 0
	Reserved.

1. Do not use more than one remapping option in the same port. It is forbidden to enable both AFR1 and AFR0.

2. Refer to pinout description.



Option byte no.	Description
OPT2	 AFR7 Alternate function remapping option 7 0: AFR7 remapping option inactive: Default alternate functions⁽¹⁾. 1: Port C3 alternate function = TIM1_CH1N; port C4 alternate function = TIM1_CH2N. AFR6 Alternate function remapping option 6 Reserved. AFR4 Alternate function remapping option 7 0: AFR4 Alternate function remapping option 7 0: AFR4 Alternate function remapping option 4 0: AFR4 remapping option inactive: Default alternate functions⁽¹⁾. 1: Port B4 alternate function = ADC_ETR; port B5 alternate functions⁽¹⁾. 1: Port B4 alternate function remapping option 3 0: AFR3 remapping option inactive: Default alternate function⁽¹⁾. 1: Port C3 alternate function = TLI. AFR2 Alternate function remapping option 2 0: AFR2 remapping option inactive: Default alternate functions⁽¹⁾. 1: Port C4 alternate function = AIN2; port D2 alternate functions⁽¹⁾. 1: Port A3 alternate function = SPI_NSS; port D2 alternate functions⁽¹⁾. 1: Port A3 alternate function remapping option 0⁽²⁾ 0: AFR0 remapping option inactive: Default alternate functions⁽¹⁾. 1: Port A3 alternate function = SPI_NSS; port D2 alternate functions⁽¹⁾. 1: Port C5 alternate function remapping option 0⁽²⁾ 0: AFR0 remapping option inactive: Default alternate functions⁽¹⁾. 1: Port C5 alternate function = TIM2_CH1; port C6 alternate functions⁽¹⁾.

 Table 14.
 STM8S103F alternate function remapping bits for 20-pin devices

1. Refer to pinout description.

2. Do not use more than one remapping option in the same port. It is forbidden to enable both AFR1 and AFR0.



9 Unique ID

STM8S103x devices feature a 96-bit unique device identifier which provides a reference number that is unique for any device and in any context. The 96 bits of the identifier can never be altered by the user.

The unique device identifier can be read in single bytes and may then be concatenated using a custom algorithm.

The unique device identifier is ideally suited:

- For use as serial numbers
- For use as security keys to increase the code security in the program memory while using and combining this unique ID with software crytograhic primitives and protocols before programming the internal memory.
- To activate secure boot processes

Table 15. Unique ID registers (96 bits)

Address		Unique ID bits									
Address	description	7	6	5	4	3	2	1	0		
0x4865	X co-ordinate on				U_	_ID[7:0]					
0x4866	the wafer				U_	ID[15:8]					
0x4867	Y co-ordinate on				U_I	D[23:16]					
0x4868	the wafer		U_ID[31:24]								
0x4869	Wafer number	U_ID[39:32]									
0x486A		U_ID[47:40]									
0x486B		U_ID[55:48]									
0x486C		U_ID[63:56]									
0x486D	Lot number	U_ID[71:64]									
0x486E		U_ID[79:72]									
0x486F					U_I	D[87:80]					
0x4870					U_I	D[95:88]					



10 Electrical characteristics

10.1 Parameter conditions

Unless otherwise specified, all voltages are referred to V_{SS}.

10.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100 % of the devices with an ambient temperature at $T_A = 25$ °C and $T_A = T_{Amax}$ (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3 \Sigma$).

10.1.2 Typical values

Unless otherwise specified, typical data are based on $T_A = 25$ °C, $V_{DD} = 5$ V. They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2 \Sigma$).

10.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

10.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 7*.

Figure 7. Pin loading conditions







10.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in Figure 8.

Figure 8. Pin input voltage



10.2 Absolute maximum ratings

Stresses above those listed as 'absolute maximum ratings' may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Symbol	Ratings	Min	Max	Unit
V _{DDx} - V _{SS}	Supply voltage ⁽¹⁾	-0.3	6.5	
V	Input voltage on true open drain pins ⁽²⁾	V _{SS} - 0.3	6.5	V
V _{IN}	Input voltage on any other pin ⁽²⁾	V _{SS} - 0.3	V _{DD} + 0.3	
IV _{DDx} - V _{DD} I	Variations between different power pins		50	mV
V _{SSx} - V _{SS}	Variations between all the different ground pins		50	IIIV
V _{ESD}	Electrostatic discharge voltagesee Absolute maximum ratings (electrical sensitivity) on page 81		electrical	

Table 16. Voltage characteristics

1. All power (V_{DD}) and ground (V_{SS}) pins must always be connected to the external power supply

2. I_{INJ(PIN)} must never be exceeded. This is implicitly insured if V_{IN} maximum is respected. If V_{IN} maximum cannot be respected, the injection current must be limited externally to the I_{INJ(PIN)} value. A positive injection is induced by V_{IN}>V_{DD} while a negative injection is induced by V_{IN}<V_{SS}. For true open-drain pads, there is no positive injection current, and the corresponding V_{IN} maximum must always be respected



Symbol	Ratings	Max. ⁽¹⁾	Unit
I _{VDD}	Total current into V_{DD} power lines (source) ⁽²⁾	100	
I _{VSS}	Total current out of V_{SS} ground lines (sink) ⁽²⁾	80	
	Output current sunk by any I/O and control pin		
IIO	Output current source by any I/Os and control pin	- 20	mA
	Injected current on NRST pin		ma
I _{INJ(PIN)} ⁽³⁾⁽⁴⁾	Injected current on OSCIN pin	± 4	
	Injected current on any other pin ⁽⁵⁾	± 4	
$\Sigma I_{\rm INJ(PIN)}^{(3)}$	Total injected current (sum of all I/O and control pins) ⁽⁵⁾	± 20	

Table 17. Current characteristics

1. Data based on characterization results, not tested in production.

2. All power (V_{DD}) and ground (V_{SS}) pins must always be connected to the external supply.

3. I_{INJ(PIN)} must never be exceeded. This is implicitly insured if V_{IN} maximum is respected. If V_{IN} maximum cannot be respected, the injection current must be limited externally to the I_{INJ(PIN)} value. A positive injection is induced by V_{IN}>V_{DD} while a negative injection is induced by V_{IN}<V_{SS}. For true open-drain pads, there is no positive injection current, and the corresponding V_{IN} maximum must always be respected

- 4. Negative injection disturbs the analog performance of the device. See note in *Section 10.3.10: 10-bit ADC characteristics on page 77.*
- 5. When several inputs are submitted to a current injection, the maximum DI_{INJ(PIN)} is the absolute sum of the positive and negative injected currents (instantaneous values). These results are based on characterization with DI_{INJ(PIN)} maximum current injection on four I/O port pins of the device.

Table 18.Thermal characteristics

Symbol	Ratings	Value	Unit
T _{STG}	Storage temperature range	-65 to +150	°C
TJ	Maximum junction temperature	150	Ŭ



10.3 Operating conditions

Table 19.	General	operating	conditions
-----------	---------	-----------	------------

Symbol	Parameter	Conditions	Min	Max	Unit	
f _{CPU}	Internal CPU clock frequency		0	16	MHz	
V _{DD}	Standard operating voltage		2.95	5.5	V	
C _{EXT}	VCAP external capacitor ⁽¹⁾	0.05 ≤ESR ≤ 0.2 Ω at 1 MHz	470	3300	nF	
		LQFP32		330		
	Power dissipation at	VFQFPN32		550		
	$T_A = 85 \ ^{\circ}C$ for suffix 6	TSSOP20		227	mW	
P _D ⁽²⁾		UFQFPN20		220		
LD, ,		LQFP32		83	IIIVV	
	Power dissipation at T _A = 125 °C for suffix 3	VFQFPN32		110		
		TSSOP20		59		
		UFQFPN20		55		
т	Ambient temperature for 6 suffix version	Maximum power dissipation	-40	85		
T _A	Ambient temperature for 3 suffix version	Maximum power dissipation	-40	125	°C	
ТJ	Junction temperature range	6 suffix version	-40	105		
١J	ouncion temperature range	3 suffix version	-40	130 ⁽³⁾		

1. Care should be taken when selecting the capacitor, due to its tolerance, as well as its dependency on temperature, DC bias and frequency in addition to other factors

To calculate P_{Dmax}(T_A), use the formula P_{Dmax} = (T_{Jmax} - T_A)/Θ_{JA} (see Section 11.2: Thermal characteristics) with the value for T_{Jmax} given in Table 19 and the value for Θ_{JA} given in Table 56: Thermal characteristics.

3. T_{Jmax} is given by the test limit. Above this value the product behavior is not guaranteed.



Figure 9. f_{CPUmax} versus V_{DD}



 Table 20.
 Operating conditions at power-up/power-down

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
+	V_{DD} rise time rate		2		~	μs/V
t _{VDD}	V _{DD} fall time rate ⁽¹⁾		2		∞	μ5/ ν
t _{TEMP}	Reset release delay	V _{DD} rising			1.7	ms
V _{IT+}	Power-on reset threshold		2.6	2.7	2.85	V
V _{IT-}	Brown-out reset threshold		2.5	2.65	2.8	v
V _{HYS(BOR)}	Brown-out reset hysteresis			70		mV

1. Reset is always generated after a t_{TEMP} delay. The application must ensure that V_{DD} is still above the minimum ooperating voltage (V_{DD} min) when the t_{TEMP} delay has elapsed.

10.3.1 VCAP external capacitor

Stabilization for the main regulator is achieved connecting an external capacitor C_{EXT} to the V_{CAP} pin. C_{EXT} is specified in *Table 19*. Care should be taken to limit the series inductance to less than 15 nH.





1. ESR is the equivalent series resistance and ESL is the equivalent inductance.

15441 Rev 3



10.3.2 Supply current characteristics

The current consumption is measured as described in *Figure 8 on page 47*.

Total current consumption in run mode

The MCU is placed under the following conditions:

- All I/O pins in input mode with a static value at V_{DD} or V_{SS} (no load)
- All peripherals are disabled (clock stopped by peripheral clock gating registers) except if explicitly mentioned.

Subject to general operating conditions for V_{DD} and T_A .

Symbol	Parameter	Cor	nditions	Тур	Max ⁽¹⁾	Unit
			HSE crystal osc. (16 MHz)	2.3		
		f _{CPU} = f _{MASTER} = 16 MHz	HSE user ext. clock (16 MHz)	2	2.35	
	Supply		HSI RC osc. (16 MHz)	1.7	2	
	current in run	f _{CPU} = f _{MASTER} /128 =	HSE user ext. clock (16 MHz)	0.86		
	mode, code executed from	125 kHz	HSI RC osc. (16 MHz)	0.7	0.87	
	RAM	f _{CPU} = f _{MASTER} /128 = 15.625 kHz	HSI RC osc. (16 MHz/8)	0.46	0.58	
		f _{CPU} = f _{MASTER} = 128 kHz	LSI RC osc. (128 kHz)	0.41	0.55	
I _{DD(RUN)}			HSE crystal osc. (16 MHz)	4.5		mA
		f _{CPU} = f _{MAS} 16 MHz	f _{CPU} = f _{MASTER} = 16 MHz	HSE user ext. clock (16 MHz)	4.3	4.75
			HSI RC osc. (16 MHz)	3.7	4.5	
	Supply current in run	f _{CPU} = f _{MASTER} = 2 MHz	HSI RC osc. (16 MHz/8) ⁽²⁾	0.84	1.05	
	mode, code executed from Flash	f _{CPU} = f _{MASTER} /128 = 125 kHz	HSI RC osc. (16 MHz)	0.72	0.9	
		f _{CPU} = f _{MASTER} /128 = 15.625 kHz	HSI RC osc. (16 MHz/8)	0.46	0.58	
		f _{CPU} = f _{MASTER} = 128 kHz	LSI RC osc. (128 kHz)	0.42	0.57	

Table 21.Total current consumption with code execution in run mode at $V_{DD} = 5 V$

 $\label{eq:constraint} \textbf{1}. \quad \text{Data based on characterization results, not tested in production.}$

2. Default clock configuration measured with all peripherals off.



Symbol	Parameter	Co	nditions	Тур	Max ⁽¹⁾	Unit
			HSE crystal osc. (16 MHz)	1.8		
		f _{CPU} = f _{MASTER} = 16 MHz	HSE user ext. clock (16 MHz)	2	2.3	
	Supply		HSI RC osc. (16 MHz)	1.5	2	
	current in run	$f_{CPU} = f_{MASTER}/128 = 125$	HSE user ext. clock (16 MHz)	0.81		
	mode, code executed	kHz	HSI RC osc. (16 MHz)	0.7	0.87	
	from RAM	f _{CPU} = f _{MASTER} /128 = 15.625 kHz	HSI RC osc. (16 MHz/8)	0.46	0.58	
		f _{CPU} = f _{MASTER} = 128 kHz	LSI RC osc. (128 kHz)	0.41	0.55	
I _{DD(RUN)}			HSE crystal osc. (16 MHz)	4		mA
		f _{CPU} = f _{MASTER} = 16 MHz	HSE user ext. clock (16 MHz)	3.9	4.7	
			HSI RC osc. (16 MHz)	3.7	4.5	
	Supply current in run mode, code executed from Flash	f _{CPU} = f _{MASTER} = 2 MHz	HSI RC osc. (16 MHz/8) ⁽²⁾	0.84	1.05	
		f _{CPU} = f _{MASTER} /128 = 125 kHz	HSI RC osc. (16 MHz)	0.72	0.9	
		f _{CPU} = f _{MASTER} /128 = 15.625 kHz	HSI RC osc. (16 MHz/8)	0.46	0.58	
		f _{CPU} = f _{MASTER} = 128 kHz	LSI RC osc. (128 kHz)	0.42	0.57	

Table 22.	Total current consumption with code execution in run mode at V_{DD} = 3.3 V
-----------	---

1. Data based on characterization results, not tested in production.

2. Default clock configuration measured with all peripherals off.



Total current consumption in wait mode

Table 23.	Total current consumption in wait mode at $V_{DD} = 5 V$
Table 25.	Total current consumption in wait mode at $v_{DD} = 5 v_{DD}$

Symbol	Parameter	C	Conditions		Max ⁽¹⁾	Unit
			HSE crystal osc. (16 MHz)	1.6		
		f _{CPU} = f _{MASTER} = 16 MHz	HSE user ext. clock (16 MHz)	1.1	1.3	
			HSI RC osc. (16 MHz)	0.89	1.1	
I _{DD(WFI)}	Supply current in wait mode	f _{CPU} = f _{MASTER} /128 = 125 kHz	HSI RC osc. (16 MHz)	0.7	0.88	mA
		f _{CPU} = f _{MASTER} /128 = 15.625 kHz	HSI RC osc. (16 MHz/8) ⁽²⁾	0.45	0.57	
		f _{CPU} = f _{MASTER} = 128 kHz	LSI RC osc. (128 kHz)	0.4	0.54	

1. Data based on characterization results, not tested in production.

2. Default clock configuration measured with all peripherals off.

Table 24. Total current consumption in wait mode at $v_{DD} = 3.3 v$	Table 24.	Total current consumption in wait mode at V_{DD} = 3.3 V
--	-----------	--

Symbol	Parameter		Conditions			Unit	
			HSE crystal osc. (16 MHz)	1.1			
		f _{CPU} = f _{MASTER} = 16 MHz	HSE user ext. clock (16 MHz)	1.1	1.3		
			HSI RC osc. (16 MHz)	0.89	1.1		
I _{DD(WFI)}	Supply current in wait mode	f _{CPU} = f _{MASTER} /128 = 125 kHz	HSI RC osc. (16 MHz)	0.7	0.88	mA	
	wait mode	wait mode	f _{CPU} = f _{MASTER} /128 = 15.625 kHz	HSI RC osc. (16 MHz/8) ⁽²⁾	0.45	0.57	
		f _{CPU} = f _{MASTER} = 128 kHz		LSI RC osc. (128 kHz)	0.4	0.54	

1. Data based on characterization results, not tested in production.

2. Default clock configuration measured with all peripherals off.



Total current consumption in active halt mode

	Parameter	Conditions						
Symbol		Main voltage regulator (MVR) ⁽²⁾	Flash mode ⁽³⁾	Clock source	Тур	Max at 85 °C ⁽¹⁾	Max at 125 °C ⁽¹⁾	Unit
			Operating	HSE crystal osc. (16 MHz)	1030			
	Supply current in	current in active halt	mode	LSI RC osc. (128 kHz)	200	260	300	
			Power-down mode	HSE crystal osc. (16 MHz)	970			
IDD(AH)	active halt mode			LSI RC osc. (128 kHz)	150	200	230	μA
		Off	Operating mode	LSI RC osc.	66	85	110	
		Off	Power-down mode	(128 kHz)	10	20	40	

Table 25. Total current consumption in active halt mode at $V_{DD} = 5 V$

1. Data based on characterization results, not tested in production

2. Configured by the REGAH bit in the CLK_ICKR register.

3. Configured by the AHALT bit in the FLASH_CR1 register.

Table 26. Total current consumption in active halt mode at $V_{DD} = 3.3 V$

		Conditions						
Symbol	Parameter	Main voltage regulator (MVR) ⁽²⁾	Flash mode ⁽³⁾	Clock source	Тур	Max at 85 °C ⁽¹⁾	Max at 125 °C ⁽¹⁾	Unit
			Operating	HSE crystal osc. (16 MHz)	550			
		0-	mode	LSI RC osc. (128 kHz)	200	260	290	
	Supply current in	On	Power-down	HSE crystal osc. (16 MHz)	970			
I _{DD(AH)}	active halt mode		mode	LSI RC osc. (128 kHz)	150	200	230	μA
		Off Power	Operating mode		66	80	105	
			Power-down mode	(128 kHz)	10	18	35	

1. Data based on characterization results, not tested in production

2. Configured by the REGAH bit in the CLK_ICKR register.

3. Configured by the AHALT bit in the FLASH_CR1 register.



Total current consumption in halt mode

Table 27.	Total current consumption in halt mode at V _{DD} = 5 V
-----------	---

Symbol	Parameter	Conditions		Max at 85 °C ⁽¹⁾	Max at 125 °C ⁽¹⁾	Unit
Querra la companya di s	Flash in operating mode, HSI clock after wakeup	63	75	105		
I _{DD(H)}	I _{DD(H)} Supply current in halt mode	Flash in power-down mode, HSI clock after wakeup	6.0	15	35	μA

1. Data based on characterization results, not tested in production

Table 28. Total current consumption in halt mode at V_{DD} = 3.3 V

Symbol	Parameter	Conditions		Max at 85 °C ⁽¹⁾	Max at 125 °C ⁽¹⁾	Unit
Supply current in		Flash in operating mode, HSI clock after wakeup	60	75	100	
DD(H)	halt mode	Flash in power-down mode, HSI clock after wakeup	4.5	12	30	μA

1. Data based on characterization results, not tested in production

Low power mode wakeup times

Table 29.Wakeup times

Symbol	Parameter	Conditions			Тур	Max ⁽¹⁾	Unit
t _{WU(WFI)}	Wakeup time from wait mode to run mode ⁽³⁾					See note ⁽²⁾	
- ()		f _{CPU} = f _{MASTER} =	16 MHz.		0.56		
		MVR voltage	Flash in operating mode ⁽⁵⁾		1 ⁽⁶⁾	2 ⁽⁶⁾	
+	Wakeup time active halt mode to run mode ⁽³⁾	regulator on ⁽⁴⁾	Flash in power- down mode ⁽⁵⁾	HSI	3 ⁽⁶⁾		μs
t _{WU(AH)}		MVR voltage	Flash in operating mode ⁽⁵⁾	(after wakeup)	48 ⁽⁶⁾		
		regulator off ⁽⁴⁾ Flash in power- down mode ⁽⁵⁾			50 ⁽⁶⁾		
	Wakeup time from halt	Flash in operating mode ⁽⁵⁾			52		
t _{WU(H)}	mode to run mode ⁽³⁾	Flash in power-down mode ⁽⁵⁾			54		

1. Data guaranteed by design, not tested in production.

2. $t_{WU(WFI)} = 2 \times 1/f_{master} + 6 \times 1/f_{CPU}$.

3. Measured from interrupt event to interrupt vector fetch.

- 4. Configured by the REGAH bit in the CLK_ICKR register.
- 5. Configured by the AHALT bit in the FLASH_CR1 register.

6. Plus 1 LSI clock depending on synchronization.



Total current consumption and timing in forced reset state

Symbol	Parameter	Conditions	Тур	Max ⁽¹⁾	Unit
1	Supply current in reset state ⁽²⁾	$V_{DD} = 5 V$	400		μA
IDD(R)	Supply current in reset state.	V _{DD} = 3.3 V	300		μΑ
t _{RESETBL}	Reset pin release to vector fetch			150	μs

1. Data guaranteed by design, not tested in production.

2. Characterized with all I/Os tied to V_{SS}.

Current consumption of on-chip peripherals

Subject to general operating conditions for V_{DD} and T_A .

HSI internal RC/f_{CPU} = f_{MASTER} = 16 MHz, V_{DD} = 5 V

 Table 31.
 Peripheral current consumption

Symbol	Parameter	Тур.	Unit
I _{DD(TIM1)}	TIM1 supply current ⁽¹⁾	210	
I _{DD(TIM2)}	TIM2 supply current ⁽¹⁾	130	
I _{DD(TIM4)}	TIM4 timer supply current ⁽¹⁾	50	
I _{DD(UART1)}	UART1 supply current ⁽²⁾	120	μA
I _{DD(SPI)}	SPI supply current ⁽²⁾	45	
I _{DD(I} ² C)	I ² C supply current ⁽²⁾	65	Ī
I _{DD(ADC1)}	ADC1 supply current when converting ⁽³⁾	1000	

 Data based on a differential I_{DD} measurement between reset configuration and timer counter running at 16 MHz. No IC/OC programmed (no I/O pads toggling). Not tested in production.

 Data based on a differential I_{DD} measurement between the on-chip peripheral when kept under reset and not clocked and the on-chip peripheral when clocked and not kept under reset. No I/O pads toggling. Not tested in production.

3. Data based on a differential ${\rm I}_{\rm DD}$ measurement between reset configuration and continuous A/D conversions. Not tested in production.



Current consumption curves

Figure 11 to *Figure 16* show typical current consumption measured with code executing in RAM.

Figure 11. Typ $I_{DD(RUN)}$ vs. V_{DD} HSE user external clock, $f_{CPU} = 16$ MHz



Figure 12. Typ $I_{DD(RUN)}$ vs. f_{CPU} HSE user external clock, V_{DD} = 5 V







Figure 13. Typ $I_{DD(RUN)}$ vs. V_{DD} HSI RC osc, f_{CPU} = 16 MHz

Figure 14. Typ $I_{DD(WFI)}$ vs. V_{DD} HSE user external clock, f_{CPU} = 16 MHz



Figure 15. Typ $I_{DD(WFI)}$ vs. f_{CPU} HSE user external clock, $V_{DD} = 5 V$







Figure 16. Typ I_{DD(WFI)} vs. V_{DD} HSI RC osc, f_{CPU} = 16 MHz



10.3.3 External clock sources and timing characteristics

HSE user external clock

Subject to general operating conditions for V_{DD} and $T_{\text{A}}.$

Table 32. HSE user external clock characteristics

Symbol	Parameter	Conditions	Min	Мах	Unit
f _{HSE_ext}	User external clock source frequency		0	16	MHz
V _{HSEH} ⁽¹⁾	OSCIN input pin high level voltage		0.7 x V _{DD}	V _{DD} + 0.3 V	v
V _{HSEL} ⁽¹⁾	OSCIN input pin low level voltage		V _{SS}	0.3 x V _{DD}	V
I _{LEAK_HSE}	OSCIN input leakage current	$V_{SS} < V_{IN} < V_{DD}$	-1	+1	μA

1. Data based on characterization results, not tested in production.

Figure 17. HSE external clock source



HSE crystal/ceramic resonator oscillator

The HSE clock can be supplied with a 1 to 16 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph is based on characterization results with specified typical external components. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and start-up stabilization time. Refer to the crystal resonator manufacturer for more details (frequency, package, accuracy...).



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSE}	External high speed oscillator frequency		1		16	MHz
R _F	Feedback resistor			220		kΩ
C ⁽¹⁾	Recommended load capacitance (2)				20	pF
	HSE oscillator power consumption	C = 20 pF, f _{OSC} = 16 MHz			6 (startup) 1.6 (stabilized) ⁽³⁾	mA
I _{DD(HSE)}		C = 10 pF, f _{OSC} =16 MHz			6 (startup) 1.2 (stabilized) ⁽³⁾	
9 _m	Oscillator transconductance		5			mA/V
t _{SU(HSE)} ⁽⁴⁾	Startup time	V_{DD} is stabilized		1		ms

Table 33. HSE oscillator characteristics

1. C is approximately equivalent to 2 x crystal Cload.

2. The oscillator selection can be optimized in terms of supply current using a high quality resonator with small R_m value. Refer to crystal manufacturer for more details

3. Data based on characterization results, not tested in production.

4. t_{SU(HSE)} is the start-up time measured from the moment it is enabled (by software) to a stabilized 16 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.





HSE oscillator critical g_m formula

 $g_{mcrit} = (2 \times \Pi \times {}^{f}HSE)^{2} \times R_{m}(2Co + C)^{2}$

 $\begin{array}{l} {\sf R}_m: \mbox{Notional resistance (see crystal specification)} \\ {\sf L}_m: \mbox{Notional inductance (see crystal specification)} \\ {\sf C}_m: \mbox{Notional capacitance (see crystal specification)} \\ {\sf Co: Shunt capacitance (see crystal specification)} \\ {\sf C}_{L1} = {\sf C}_{L2} = {\sf C}: \mbox{ Grounded external capacitance } \\ {\sf g}_m >> {\sf g}_{mcrit} \end{array}$

10.3.4 Internal clock sources and timing characteristics

Subject to general operating conditions for V_{DD} and $T_{\text{A}}.$

High speed internal RC oscillator (HSI)

Table 34.HSI oscillator characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSI}	Frequency			16		MHz
	Accuracy of HSI oscillator	User-trimmed with CLK_HSITRIMR register for given V _{DD} and T _A conditions ⁽¹⁾			1 ⁽⁴⁾	%
ACC _{HSI}	Accuracy of HSI oscillator (factory calibrated)	$V_{DD} = 5 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}^{(2)}$	-2.5 ⁽³⁾		1.3 ⁽³⁾	%
		V _{DD} = 5 V, 25 °C ≤T _A ≤85 °C	-2.5 ⁽³⁾		2 ⁽³⁾	%
		$2.95 \le V_{DD} \le 5.5 \text{ V}, -40 \text{ °C } \le T_A \le 125 \text{ °C}$	- 4.5 ⁽²⁾⁽³⁾		3 ⁽²⁾⁽³⁾	%
t _{su(HSI)}	HSI oscillator wakeup time including calibration				1 ⁽⁴⁾	μs
I _{DD(HSI)}	HSI oscillator power consumption			170	250 ⁽²⁾	μA

1. Refer to application note.

2. Data based on characterization results, not tested in production

3. Subject to further characterization to give better results

4. Guaranteeed by design, not tested in production.

Figure 19. Typical HSI accuracy at $V_{DD} = 5 V vs 5$ temperatures







Figure 20. Typical HSI frequency variation vs V_{DD} @ 4 temperatures

Low speed internal RC oscillator (LSI)

Subject to general operating conditions for V_{DD} and $T_{\text{A}}.$

cs

Symbol	Parameter	Min	Тур	Max	Unit
f _{LSI}	Frequency	110	128	150	kHz
t _{su(LSI)}	LSI oscillator wake-up time			7	μs
I _{DD(LSI)}	LSI oscillator power consumption		5		μΑ





10.3.5 Memory characteristics

RAM and hardware registers

Table 36. RAM and hardware registers

	Symbol	Parameter	Conditions	Min	Unit
ĺ	V_{RM}	Data retention mode ⁽¹⁾	Halt mode (or reset)	V _{IT-max} ⁽²⁾	V

1. Minimum supply voltage without losing data stored in RAM (in halt mode or under reset) or in hardware registers (only in halt mode). Guaranteed by design, not tested in production.

2. Refer to Table 20 on page 50 for the value of V_{IT-max}

Flash program memory/data EEPROM memory

	Table 37.	Flash program memory/data EEPROM memory	
1			

Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур	Max	Unit
V _{DD}	Operating voltage (all modes, execution/write/erase)	f _{CPU} ≤ 16 MHz	2.95		5.5	V
t _{prog}	Standard programming time (including erase) for byte/word/block (1 byte/4 bytes/64 bytes)			6	6.6	
	Fast programming time for 1 block (64 bytes)			3	3.33	ms
t _{erase}	Erase time for 1 block (64 bytes)			3	3.33	
N _{BW}	Erase/write cycles ⁽²⁾ (program memory)	T _A = +85 °C	10 k			cycles
	Erase/write cycles (data memory) ⁽²⁾	T _A = +125 °C	300 k	1 M		
+	Data retention (program and data memory) after 10k erase/write cycles at $T_A = +55$ °C	T _{RET} = 55°C	20			Voare
t _{RET}	Data retention (data memory) after 300k erase/write cycles at $T_A = +125$ °C	T _{RET} = 85°C	1			years
I _{DD}	Supply current (Flash programming or erasing for 1 to 128 bytes)			2		mA

1. Data based on characterization results, not tested in production.

2. The physical granularity of the memory is 4 bytes, so cycling is performed on 4 bytes even when a write/erase operation addresses a single byte.



10.3.6 I/O port pin characteristics

General characteristics

Subject to general operating conditions for V_{DD} and T_A unless otherwise specified. All unused pins must be kept at a fixed voltage: using the output mode of the I/O for example or an external pull-up or pull-down resistor.

Table 38.I/O static characteristics

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
V _{IL}	Input low level voltage		-0.3 V		0.3 x V _{DD}	V
V _{IH}	Input high level voltage	V _{DD} = 5 V	0.7 x V _{DD}		V _{DD} + 0.3 V	V
V _{hys}	Hysteresis ⁽¹⁾			700		mV
R _{pu}	Pull-up resistor	V_{DD} = 5 V, V_{IN} = V_{SS}	30	45	60	kΩ
	Rise and fall time	Fast I/Os Load = 50 pF			20	ns
t _R , t _F	(10% - 90%)	Standard and high sink I/Os Load = 50 pF			125	ns
I _{lkg}	Digital input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$			±1	μA
I _{lkg ana}	Analog input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$			±250	
l _{lkg(inj)}	Leakage current in adjacent I/O	Injection current ±4 mA			±1	

1. Hysteresis voltage between Schmitt trigger switching levels. Based on characterization results, not tested in production.











Figure 24. Typical pull-up current vs V_{DD} @ 4 temperatures





Symbol	Parameter	Conditions	Min	Max	Unit
V.	Output low level with 8 pins sunk	I_{IO} = 10 mA, V_{DD} = 5 V		2	
V _{OL}	Output low level with 4 pins sunk	$I_{IO} = 4 \text{ mA}, V_{DD} = 3.3 \text{ V}$		1 ⁽¹⁾	V
V _{OH}	Output high level with 8 pins sourced	I _{IO} = 10 mA, V _{DD} = 5 V	2.8		v
	Output high level with 4 pins sourced	$I_{IO} = 4 \text{ mA}, V_{DD} = 3.3 \text{ V}$	2.1 ⁽¹⁾		

 Table 39.
 Output driving current (standard ports)

1. Data based on characterization results, not tested in production

Table 40. Output driving current (true open drain ports)

Symbol	Parameter	Conditions	Max	Unit
		I_{IO} = 10 mA, V_{DD} = 5 V	1	
V _{OL}	Output low level with 2 pins sunk	I _{IO} = 10 mA, V _{DD} = 3.3 V	1.5 ⁽¹⁾	V
		$I_{IO} = 20 \text{ mA}, V_{DD} = 5 \text{ V}$	2 ⁽¹⁾	

1. Data based on characterization results, not tested in production

Table 41. Output driving current (high sink ports)

Symbol	Parameter	Conditions	Min	Max	Unit
	Output low level with 8 pins sunk	$I_{IO} = 10 \text{ mA}, V_{DD} = 5 \text{ V}$		0.8	
V _{OL}	Output low level with 4 pins sunk	$I_{IO} = 10 \text{ mA}, V_{DD} = 3.3 \text{ V}$		1 ⁽¹⁾	
	Output low level with 4 pins sunk	$I_{IO} = 20 \text{ mA}, V_{DD} = 5 \text{ V}$		1.5 ⁽¹⁾	v
	Output high level with 8 pins sourced	I _{IO} = 10 mA, V _{DD} = 5 V	4.0		v
V _{OH}	Output high level with 4 pins sourced	$I_{IO} = 10 \text{ mA}, V_{DD} = 3.3 \text{ V}$	2.1 ⁽¹⁾		
	Output high level with 4 pins sourced	$I_{IO} = 20 \text{ mA}, V_{DD} = 5 \text{ V}$	3.3 ⁽¹⁾		

1. Data based on characterization results, not tested in production

Figure 25. Typ. $V_{OL} @ V_{DD} = 5 V$ (standard ports)













Figure 28. Typ. $V_{OL} @ V_{DD} = 3.3 V$ (true open drain ports)













Figure 31. Typ. V_{DD} - V_{OH} @ V_{DD} = 5 V (standard ports)



57













10.3.7 Reset pin characteristics

Subject to general operating conditions for V_{DD} and T_{A} unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL(NRST)}	NRST Input low level voltage ⁽¹⁾		-0.3 V		$0.3 \times V_{DD}$	
V _{IH(NRST)}	NRST Input high level voltage ⁽¹⁾		0.7 x V _{DD}		V _{DD} + 0.3	V
V _{OL(NRST)}	NRST Output low level voltage ⁽¹⁾	I _{OL} =2 mA			0.5	
R _{PU(NRST)}	NRST Pull-up resistor ⁽²⁾		30	40	60	kΩ
t _{IFP(NRST)}	NRST Input filtered pulse ⁽³⁾				75	ns
t _{INFP(NRST)}	NRST Input not filtered pulse ⁽³⁾		500			ns
t _{OP(NRST)}	NRST output pulse ⁽³⁾		20			μs

 Table 42.
 NRST pin characteristics

1. Data based on characterization results, not tested in production.

2. The R_{PU} pull-up equivalent resistor is based on a resistive transistor

3. Data guaranteed by design, not tested in production.

Figure 35. Typical NRST V_{IL} and V_{IH} vs V_{DD} @ 4 temperatures



Figure 36. Typical NRST pull-up resistance vs V_{DD} @ 4 temperatures









The reset network shown in *Figure 38* protects the device against parasitic resets. The user must ensure that the level on the NRST pin can go below the V_{IL} max. level specified in *Table 38*. Otherwise the reset is not taken into account internally.






10.3.8 SPI serial peripheral interface

Unless otherwise specified, the parameters given in *Table 43* are derived from tests performed under ambient temperature, f_{MASTER} frequency and V_{DD} supply voltage conditions. $t_{MASTER} = 1/f_{MASTER}$.

Refer to I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

Symbol	Parameter	Conditions ⁽¹⁾	Min	Max	Unit
f _{SCK}		Master mode	0	8	
1/t _{c(SCK)}	SPI clock frequency	Slave mode	0	7 ⁽²⁾	MHz
t _{r(SCK)} t _{f(SCK)}	SPI clock rise and fall time	Capacitive load: C = 30 pF		25	
t _{su(NSS)} ⁽³⁾	NSS setup time	Slave mode	4 x t _{MASTER}		
t _{h(NSS)} ⁽³⁾	NSS hold time	Slave mode	70		
t _{w(SCKH)} (3) t _{w(SCKL)} (3)	SCK high and low time	Master mode	t _{SCK} /2 - 15	t _{SCK} /2 +15	
t _{su(MI)} ⁽³⁾ t _{su(SI)} ⁽³⁾	Data input setup time	Master mode	5		
t _{su(SI)} ⁽³⁾	Data input setup time	Slave mode	5		
t _{h(MI)} ⁽³⁾	Data input hold time	Master mode	7		ns
t _{h(MI)} ⁽³⁾ t _{h(SI)} ⁽³⁾	Data input noid time	Slave mode	10		
$t_{a(SO)}^{(3)(4)}$	Data output access time	Slave mode		3 x t _{MASTER}	
t _{dis(SO)} ⁽³⁾⁽⁵⁾	Data output disable time	Slave mode	25		
t _{v(SO)} ⁽³⁾	Data output valid time	Slave mode (after enable edge)		65 ⁽²⁾	
t _{v(MO)} ⁽³⁾	Data output valid time	Master mode (after enable edge)		30	
t _{h(SO)} ⁽³⁾	Data autout hald time	Slave mode (after enable edge)	27 ⁽²⁾		
t _{h(MO)} ⁽³⁾	Data output hold time	Master mode (after enable edge)	11 ⁽²⁾		

Table 43.SPI characteristics

1. Parameters are given by selecting 10 MHz I/O output frequency.

2. Data characterization in progress.

3. Values based on design simulation and/or characterization results, and not tested in production.

4. Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.

5. Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z.





Figure 39. SPI timing diagram - slave mode and CPHA = 0





1. Measurement points are done at CMOS levels: $0.3V_{\text{DD}}$ and $0.7~V_{\text{DD}.}$





Figure 41. SPI timing diagram - master mode⁽¹⁾

1. Measurement points are done at CMOS levels: $0.3V_{\text{DD}}$ and $0.7~V_{\text{DD}.}$



10.3.9 I²C interface characteristics

Table 44.	I ² C characteri	stics
-----------	-----------------------------	-------

Symbol	Dovomotov	Standard mode I ² C		Fast mode I ² C ⁽¹⁾		Unit
Symbol	Parameter	Min ⁽²⁾	Max ⁽²⁾	Min ⁽²⁾	Max ⁽²⁾	Unit
t _{w(SCLL)}	SCL clock low time	4.7		1.3		
t _{w(SCLH)}	SCL clock high time	4.0		0.6		μs
t _{su(SDA)}	SDA setup time	250		100		
t _{h(SDA)}	SDA data hold time	0 ⁽³⁾		0 ⁽⁴⁾	900 ⁽³⁾	
t _{r(SDA)} t _{r(SCL)}	SDA and SCL rise time		1000		300	ns
t _{f(SDA)} t _{f(SCL)}	SDA and SCL fall time		300		300	
t _{h(STA)}	START condition hold time	4.0		0.6		110
t _{su(STA)}	Repeated START condition setup time	4.7		0.6		μs
t _{su(STO)}	STOP condition setup time	4.0		0.6		μs
t _{w(STO:STA)}	STOP to START condition time (bus free)	4.7		1.3		μs
Cb	Capacitive load for each bus line		400		400	pF

1. $f_{MASTER},$ must be at least 8 MHz to achieve max fast I^2C speed (400kHz)

2. Data based on standard I²C protocol requirement, not tested in production

3. The maximum hold time of the start condition has only to be met if the interface does not stretch the low time

4. The device must internally provide a hold time of at least 300 ns for the SDA signal in order to bridge the undefined region of the falling edge of SCL



10.3.10 10-bit ADC characteristics

Subject to general operating conditions for $V_{\text{DD}},\,f_{\text{MASTER}},$ and T_{A} unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
£		$V_{DD} = 2.95 \text{ to } 5.5 \text{ V}$	1		4	MHz
f _{ADC}	ADC clock frequency	V _{DD} = 4.5 to 5.5 V	1		6	
V _{AIN}	Conversion voltage range ⁽¹⁾		V _{SS}		V_{DD}	V
C _{ADC}	Internal sample and hold capacitor			3		pF
ts ⁽¹⁾	Minimum sampling time	f _{ADC} = 4 MHz		0.75		
LS.	winimum sampling une	f _{ADC} = 6 MHz		0.5		μs
t _{STAB}	Wake-up time from standby			7		μs
Minimum total conversion time t _{CONV} (including sampling time, 10-bit	$f_{ADC} = 4 \text{ MHz}$		3.5		μs	
		f _{ADC} = 6 MHz		2.33		μs
				14		1/f _{ADC}

Table 45.ADC characteristics

 During the sample time the input capacitance C_{AIN} (3 pF max) can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within t_S. After the end of the sample time t_S, changes of the analog input voltage have no effect on the conversion result. Values for the sample clock t_S depend on programming.



Symbol	Parameter	Conditions	Тур	Max ⁽¹⁾	Unit		
		f _{ADC} = 2 MHz	1.6	3.5			
IE _T I	Total unadjusted error ⁽²⁾	f _{ADC} = 4 MHz	2.2	4			
		f _{ADC} = 6 MHz	2.4	4.5			
		f _{ADC} = 2 MHz	1.1	2.5			
IE _O I	Offset error ⁽²⁾	f _{ADC} = 4 MHz	1.5	3			
		f _{ADC} = 6 MHz	1.8	3			
	Gain error ⁽²⁾	f _{ADC} = 2 MHz	1.5	3			
IE _G I		f _{ADC} = 4 MHz	2.1	3	LSB		
		f _{ADC} = 6 MHz	2.2	4			
	Differential linearity error ⁽²⁾	f _{ADC} = 2 MHz	0.7	1.5			
IE _D I		f _{ADC} = 4 MHz	0.7	1.5			
		f _{ADC} = 6 MHz	0.7	1.5			
		f _{ADC} = 2 MHz	0.6	1.5			
ΙΕ _L Ι	Integral linearity error (2)	f _{ADC} = 4 MHz	0.8	2	ſ		
		f _{ADC} = 6 MHz	0.8	2			

Table 46. ADC accuracy with $R_{AIN} < 10 \text{ k}\Omega$, $V_{DD} = 5 \text{ V}$

1. Data characterization in progress.

2. ADC accuracy vs. negative injection current: Injecting negative current on any of the analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current. Any positive injection current within the limits specified for $I_{INJ(PIN)}$ and $\Sigma I_{INJ(PIN)}$ in *Section 10.3.6* does not affect the ADC accuracy.

Table 47.	ADC accuracy with $R_{AIN} < 10 \text{ k}\Omega R_{AIN}$, $V_{DD} = 3.3 \text{ V}$						
Symbol	Parameter	Conditions	Тур	Max ⁽¹⁾	Unit		
IE _T I	Total unadjusted error ⁽²⁾	$f_{ADC} = 2 MHz$	1.6	3.5			
ı⊏⊤ı		f _{ADC} = 4 MHz	1.9	4			
IE _O I	Offset error ⁽²⁾	f _{ADC} = 2 MHz	1	2.5			
		f _{ADC} = 4 MHz	1.5	2.5			
IE _G I	Gain error ⁽²⁾	f _{ADC} = 2 MHz	1.3	3	LSB		
ı⊏Gı		f _{ADC} = 4 MHz	2	3	LOD		
	Differential linearity error ⁽²⁾	f _{ADC} = 2 MHz	0.7	1			
IE _D I		f _{ADC} = 4 MHz	0.7	1.5			
	Integral linearity error ⁽²⁾	f _{ADC} = 2 MHz	0.6	1.5			
IELI		f _{ADC} = 4 MHz	0.8	2			

Table 47	ADC accuracy with R_{AIN} < 10 k Ω R_{AIN} , V_{DD} = 3.3 V
	Abe accuracy with $\Pi_{AIN} < 10 \text{ ks}^2 \Pi_{AIN}, v_{DD} = 3.5 \text{ v}$

1. Data characterization in progress.







1. Example of an actual transfer curve.

- 2. The ideal transfer curve
- З.

End point correlation line $E_T = Total unadjusted error: maximum deviation between the actual and the ideal transfer curves.$ $<math>E_O = Offset error: deviation between the first actual transition and the first ideal one.$ $<math>E_G = Gain error: deviation between the last ideal transition and the last actual one.$ $<math>E_D = Differential linearity error: maximum deviation between actual steps and the ideal one.$ $<math>E_L = Integral linearity error: maximum deviation between any actual transition and the end point correlation line.$







10.3.11 EMC characteristics

Susceptibility tests are performed on a sample basis during product characterization.

Functional EMS (electromagnetic susceptibility)

Based on a simple running application on the product (toggling 2 LEDs through I/O ports), the product is stressed by two electromagnetic events until a failure occurs (indicated by the LEDs).

- **ESD**: Electrostatic discharge (positive and negative) is applied on all pins of the device until a functional disturbance occurs. This test conforms with the IEC 1000-4-2 standard.
- FTB: A burst of fast transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test conforms with the IEC 1000-4-4 standard.

A device reset allows normal operations to be resumed. The test results are given in the table below based on the EMS levels and classes defined in application note AN1709.

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Symbol	Parameter	Conditions	Level/class
V _{FESD}	Voltage limits to be applied on any I/O pin to induce a functional disturbance	V_{DD} = 3.3 V, T_A = 25 °C, f_{MASTER} = 16 MHz (HSI clock), conforming to IEC 1000-4-2	2/B
V _{EFTB}	Fast transient voltage burst limits to be applied through 100 pF on V_{DD} and V_{SS} pins to induce a functional disturbance	V_{DD} = 3.3 V, T_A = 25 °C , f _{MASTER} = 16 MHz (HSI clock), conforming to IEC 1000-4-4	4/A

Table 48.EMS data





Electromagnetic interference (EMI)

Based on a simple application running on the product (toggling 2 LEDs through the I/O ports), the product is monitored in terms of emission. This emission test is in line with the norm SAE J 1752/3 which specifies the board and the loading of each pin.

Table 49. EMI data

		Conditions				
Symbol	Parameter		Monitored	Max f _{HS}	Unit	
		General conditions	frequency band	16 MHz/ 8 MHz	16 MHz/ 16 MHz	
		V _ 5 V	0.1MHz to 30 MHz	2	3	
6	Peak level	$V_{DD} = 5 V$ $T_A = 25 °C$ LQFP32 package Conforming to SAE J 1752/3	30 MHz to 130 MHz	10	10	dBµV
SEMI			130 MHz to 1 GHz	5	7	
	SAE EMI level		SAE EMI level	2.5	2.5	

1. Data based on characterization results, not tested in production.

Absolute maximum ratings (electrical sensitivity)

Based on three different tests (ESD, LU, and DLU) using specific measurement methods, the product is stressed to determine its performance in terms of electrical sensitivity. For more details, refer to the application note AN1181.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts*(n+1) supply pin). One model can be simulated: Human body model. This test conforms to the JESD22-A114A/A115A standard. For more details, refer to the application note AN1181.

Table 50.ESD absolute maximum ratings

Symbol Ratings		Conditions	Class	Maximum value ⁽¹⁾	Unit
V _{ESD(HBM)}	Electrostatic discharge voltage (Human body model)	$T_A = 25^{\circ}C$, conforming to JESD22-A114	А	4000	
V _{ESD(CDM)}	Electrostatic discharge voltage (Charge device model)	T _A LQFP32 package = 25°C, conforming to SD22-C101	IV	1000	V

1. Data based on characterization results, not tested in production



Static latch-up

Two complementary static tests are required on 10 parts to assess the latch-up performance:

- A supply overvoltage (applied to each power supply pin)
- A current injection (applied to each input, output and configurable I/O pin) are performed on each sample.

This test conforms to the EIA/JESD 78 IC latch-up standard. For more details, refer to the application note AN1181.

Symbol	Parameter	Conditions	Class ⁽¹⁾
		$T_A = 25 \ ^{\circ}C$	А
LU	Static latch-up class	T _A = 85 °C	А
		T _A = 125 °C	А

Table 51. Electrical sensitivities

1. Class description: A Class is an STMicroelectronics internal specification. All its limits are higher than the JEDEC specifications, that means when a device belongs to class A it exceeds the JEDEC standard. B class strictly covers all the JEDEC criteria (international standard).



11 Package characteristics

To meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at *www.st.com*. ECOPACK[®] is an ST trademark.



11.1 Package mechanical data

11.1.1 LQFP package mechanical data

Figure 44. 32-pin low profile quad flat package (7 x 7) Ο ccc C D D1 D3 16 25 L1 b E3 E1 E ⊐ ₽ 9 32



Table 52. 32-pin low profile quad flat package mechanical data

Dim		mm		inches ⁽¹⁾			
Dim.	Min	Тур	Max	Min	Тур	Max	
А			1.600			0.0630	
A1	0.050		0.150	0.0020		0.0059	
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571	
b	0.300	0.370	0.450	0.0118	0.0146	0.0177	
С	0.090		0.200	0.0035		0.0079	
D	8.800	9.000	9.200	0.3465	0.3543	0.3622	
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835	
D3		5.600			0.2205		
E	8.800	9.000	9.200	0.3465	0.3543	0.3622	
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835	
E3		5.600			0.2205		
е		0.800			0.0315		
L	0.450	0.600	0.750	0.0177	0.0236	0.0295	
L1		1.000			0.0394		
k	0.0°	3.5°	7.0°	0.0°	3.5°	7.0°	
CCC			0.100			0.0039	

1. Values in inches are converted from mm and rounded to 4 decimal digits



11.1.2 VFQFPN package mechanical data



Figure 45. 32-lead very thin fine pitch quad flat no-lead package (5 x 5)

Table 53.	32-lead very thin fine pitch quad flat no-lead package mechanical data
-----------	--

Dim.		mm			inches ⁽¹⁾	
Dim.	Min	Тур	Мах	Min	Тур	Max
А	0.80	0.90	1.00	0.0315	0.0354	0.0394
A1	0	0.02	0.05		0.0008	0.0020
A3		0.20			0.0079	
b	0.18	0.25	0.30	0.0071	0.0098	0.0118
D	4.85	5.00	5.15	0.1909	0.1969	0.2028
D2	3.20	3.45	3.70	0.1260		0.1457
E	4.85	5.00	5.15	0.1909	0.1969	0.2028
E2	3.20	3.45	3.70	0.1260 0.1358		0.1457
е		0.50		0.0197		
L	0.30	0.40	0.50	0.0118	0.0157	0.0197
ddd			0.08			0.0031

1. Values in inches are converted from mm and rounded to 4 decimal digits.



11.1.3 TSSOP package mechanical data





Table 54.	20-pin, 4.40 mm body, 0.65 mm pitch mechanical data
-----------	---

Dim		mm			inches ⁽¹⁾		
Dim.	Min	Тур	Max	Min	Тур	Мах	
A			1.200			0.0472	
A1	0.050		0.150	0.0020		0.0059	
A2	0.800	1.000	1.050	0.0315	0.0394	0.0413	
b	0.190		0.300	0.0075		0.0118	
с	0.090		0.200	0.0035		0.0079	
D	6.400	6.500	6.600	0.2520	0.2559	0.2598	
E	6.200	6.400	6.600	0.2441	0.2520	0.2598	
E1	4.300	4.400	4.500	0.1693	0.1732	0.1772	
е		0.650			0.0256		
L	0.450	0.600	0.750	0.0177	0.0236	0.0295	
L1		1.000			0.0394		
k	0.0°		8.0°	0.0°		8.0°	
aaa			0.100			0.0039	

1. Values in inches are converted from mm and rounded to 4 decimal digits





11.1.4 UFQFPN package mechanical data



Figure 47. 20-lead, ultra thin, fine pitch quad flat no-lead package outline (3 x 3)

1. Drawing is not to scale

Table 55.20-lead, ultra thin, fine pitch quad flat no-lead package (3 x 3) package
mechanical data

Dim.		mm			inches ⁽¹⁾	
	Min	Тур	Max	Min	Тур	Мах
D		3.000			0.1181	
Е		3.000			0.1181	
А	0.500	0.550	0.600	0.0197	0.0217	0.0236
A1	0.000	0.020	0.050	0.0000	0.0008	0.0020
A3		0.152			0.0060	
е		0.500			0.0197	
L1	0.500	0.550	0.600	0.0197	0.0217	0.0236
L2	0.300	0.350	0.400	0.0118	0.0138	0.0157
L3		0.150			0.0059	
L4		0.200			0.0079	
b	0.180	0.250	0.300	0.0071	0.0098	0.0118
ddd	0.050			0.0020		

1. Values in inches are converted from mm and rounded to 4 decimal digits.





Figure 48. Recommended footprint for on-board emulation

1. Drawing is not to scale





- 1. Drawing is not to scale
- 2. Dimensions are in millimeters



11.2 Thermal characteristics

The maximum chip junction temperature (T_{Jmax}) must never exceed the values given in *Table 19: General operating conditions on page 49*.

The maximum chip-junction temperature, T_{Jmax} , in degrees Celsius, may be calculated using the following equation:

 $T_{Jmax} = T_{Amax} + (P_{Dmax} \times \Theta_{JA})$

Where:

- T_{Amax} is the maximum ambient temperature in °C
- Θ_{JA} is the package junction-to-ambient thermal resistance in ° C/W
- P_{Dmax} is the sum of P_{INTmax} and P_{I/Omax} (PDmax = P_{INTmax} + P_{I/Omax})
- P_{INTmax} is the product of I_{DD} and V_{DD}, expressed in Watts. This is the maximum chip internal power.
- P_{I/Omax} represents the maximum power dissipation on output pins Where:

 $\mathsf{P}_{\mathsf{I}/\mathsf{Omax}} = \Sigma \; (\mathsf{V}_{\mathsf{OL}}^* \mathsf{I}_{\mathsf{OL}}) + \Sigma ((\mathsf{V}_{\mathsf{DD}}^* \mathsf{V}_{\mathsf{OH}})^* \mathsf{I}_{\mathsf{OH}}),$

taking into account the actual V_{OL}/I_{OL} and V_{OH}/I_{OH} of the I/Os at low and high level in the application.

Table 56.	Thermal characteristics ⁽¹⁾

Symbol	Parameter	Value	Unit
Θ_{JA}	Thermal resistance junction-ambient LQFP32 - 7 x 7 mm	60	°C/W
Θ _{JA3}	Thermal resistance junction-ambient VFQFPN32 - 5 x 5 mm	22	°C/W
Θ_{JA}	Thermal resistance junction-ambient TSSOP20 - 4.4 mm	84	°C/W
Θ _{JA}	Thermal resistance junction-ambient UFQFPN20 - 3 x 3 mm	90	°C/W

1. Thermal resistances are based on JEDEC JESD51-2 with 4-layer PCB in a natural convection environment.

11.2.1 Reference document

JESD51-2 integrated circuits thermal test method environment conditions - natural convection (still air). Available from www.jedec.org.



11.2.2 Selecting the product temperature range

When ordering the microcontroller, the temperature range is specified in the order code (see *Section 12: Ordering information on page 91*).

The following example shows how to calculate the temperature range needed for a given application.

Assuming the following application conditions:

- Maximum ambient temperature T_{Amax}= 75 °C (measured according to JESD51-2)
- $I_{DDmax} = 8 \text{ mA}, V_{DD} = 5 \text{ V}$
- Maximum 20 I/Os used at the same time in output at low level with

```
\begin{split} I_{OL} &= 8 \text{ mA}, \ V_{OL} = 0.4 \text{ V} \\ P_{INTmax} &= 8 \text{ mA x 5 V} = 400 \text{ mW} \\ P_{IOmax} &= _{20} \text{ x 8 mA x 0.4 V} = 64 \text{ mW} \\ \text{This gives: } P_{INTmax} &= 400 \text{ mW and } P_{IOmax} 64 \text{ mW:} \\ P_{Dmax} &= 400 \text{ mW} + 64 \text{ mW} \\ \text{Thus: } P_{Dmax} &= 464 \text{ mW} \end{split}
```

Using the values obtained in *Table 56: Thermal characteristics on page 89*, T_{Jmax} is calculated as follows for LQFP32 59°C/W:

 $T_{Jmax} = 75^{\circ} \text{ C} + (59^{\circ} \text{ C/W x 464 mW}) = 75^{\circ}\text{C} + 27^{\circ}\text{C} = 102^{\circ} \text{ C}$

This is within the range of the suffix 6 version parts (-40 < T_J < 105° C).

In this case, parts must be ordered at least with the temperature range suffix 6.



Ordering information 12

Example:	STM8	S	103	Κ	3	Т	6	С
Due due to allo e e			ĺ					ĺ
Product class —								
STM8 microcontroller								
Family type								
S = Standard								
S = Stanuaru								
Sub-family type								
103 = Access line 103 sub-family								
Pin count								
K = 32 pins								
F = 20 pins								
- F -								
Program memory size								
3 = 8 Kbytes								
2 = 4 Kbytes								
Package type ——								
P = TSSOP								
T = LQFP								
U = VFQFPN or UFQFPN								
Temperature range								
3 = -40 °C to 125 °C								
6 = -40 °C to 85 °C								
Package pitch								
No character = 0.5 mm								
B = 0.65 mm								
C = 0.8 mm								
Packing								
No character = Tray or tube								

dorir CTM0C102 11. inf **.**+i. Fi EO .

For a list of available options (e.g. memory size, package) and orderable part numbers or for further information on any aspect of this device, please go to www.st.com or contact the ST Sales Office nearest to 1. you.



13 STM8 development tools

Development tools for the STM8 microcontrollers include the full-featured STice emulation system supported by a complete software tool package including C compiler, assembler and integrated development environment with high-level language debugger. In addition, the STM8 is to be supported by a complete range of tools including starter kits, evaluation boards and a low-cost in-circuit debugger/programmer.

13.1 Emulation and in-circuit debugging tools

The STice emulation system offers a complete range of emulation and in-circuit debugging features on a platform that is designed for versatility and cost-effectiveness. In addition, STM8 application development is supported by a low-cost in-circuit debugger/programmer.

The STice is the fourth generation of full featured emulators from STMicroelectronics. It offers new advanced debugging capabilities including profiling and coverage to help detect and eliminate bottlenecks in application execution and dead code when fine tuning an application.

In addition, STice offers in-circuit debugging and programming of STM8 microcontrollers via the STM8 single wire interface module (SWIM), which allows non-intrusive debugging of an application while it runs on the target microcontroller.

For improved cost effectiveness, STice is based on a modular design that allows you to order exactly what you need to meet your development requirements and to adapt your emulation system to support existing and future ST microcontrollers.

STice key features

- Occurrence and time profiling and code coverage (new features)
- Advanced breakpoints with up to 4 levels of conditions
- Data breakpoints
- Program and data trace recording up to 128 KB records
- Read/write on the fly of memory during emulation
- In-circuit debugging/programming via SWIM protocol
- 8-bit probe analyzer
- 1 input and 2 output triggers
- Power supply follower managing application voltages between 1.62 to 5.5 V
- Modularity that allows you to specify the components you need to meet your development requirements and adapt to future requirements
- Supported by free software tools that include integrated development environment (IDE), programming software interface and assembler for STM8.





13.2 Software tools

STM8 development tools are supported by a complete, free software package from STMicroelectronics that includes ST Visual Develop (STVD) IDE and the ST Visual Programmer (STVP) software interface. STVD provides seamless integration of the Cosmic and Raisonance C compilers for STM8, which are available in a free version that outputs up to 16 Kbytes of code.

13.2.1 STM8 toolset

STM8 toolset with STVD integrated development environment and STVP programming software is available for free download at www.st.com/mcu. This package includes:

ST Visual Develop - Full-featured integrated development environment from ST, featuring

- Seamless integration of C and ASM toolsets
- Full-featured debugger
- Project management
- Syntax highlighting editor
- Integrated programming interface
- Support of advanced emulation features for STice such as code profiling and coverage

ST Visual Programmer (STVP) – Easy-to-use, unlimited graphical interface allowing read, write and verify of your STM8 microcontroller's Flash program memory, data EEPROM and option bytes. STVP also offers project mode for saving programming configurations and automating programming sequences.

13.2.2 C and assembly toolchains

Control of C and assembly toolchains is seamlessly integrated into the STVD integrated development environment, making it possible to configure and control the building of your application directly from an easy-to-use graphical interface.

Available toolchains include:

- **Cosmic C compiler for STM8** Available in a free version that outputs up to 16 Kbytes of code. For more information, see www.cosmic-software.com.
- **Raisonance C compiler for STM8** Available in a free version that outputs up to 16 Kbytes of code. For more information, see www.raisonance.com.
- **STM8 assembler linker** Free assembly toolchain included in the STVD toolset, which allows you to assemble and link your application source code.

13.3 Programming tools

During the development cycle, STice provides in-circuit programming of the STM8 Flash microcontroller on your application board via the SWIM protocol. Additional tools are to include a low-cost in-circuit programmer as well as ST socket boards, which provide dedicated programming platforms with sockets for programming your STM8.

For production environments, programmers will include a complete range of gang and automated programming solutions from third-party tool developers already supplying programmers for the STM8 family.



14 Revision history

Date	Revision	Changes
02-Mar-2009	1	Initial revision
10-Apr-2009	2	Added Table 2 on page 15. Updated Section 4.8: Auto wakeup counter on page 17. Modified description of PB4 and PB5 (removed X in PP column) and added footnote concerning HS I/Os in Table 5 and Table 6. Removed TIM3 and UART from Table 10: Interrupt mapping Updated VCAP specifications in Section 10.3.1 on page 50. Corrected block size in Table 37: Flash program memory/data EEPROM memory. Updated Section 10: Electrical characteristics. Updated Table 56: Thermal characteristics.
10-Jun-2009	3	Document status changed from "preliminary data" to "datasheet". Replaced WFQFPN20 package with UFQFPN package. Replaced 'VFQFN' with 'VFQFPN'. Added bullet point on the unique identifier to <i>Features on page 1</i> . Updated <i>Section 4.8: Auto wakeup counter on page 17</i> . Updated wpu and PP status of PB5/12C_SDA and PB4/12C_SCL pins in <i>Table 5</i> and <i>Table 6</i> . Removed <i>Table 7: Pin-to-pin comparison of pin 7 to 12 in 32-pin</i> <i>access line devices</i> . Updated <i>Figure 6: Memory map</i> . Updated reset status of port D CR1 register in <i>Table 7</i> . Updated alternate function remapping descriptions in <i>Table 13</i> and <i>Table 14</i> . Added <i>Section 9: Unique ID</i> . Updated <i>Table 19: General operating conditions</i> . Updated name of <i>Figure 19: Typical HSI accuracy at VDD = 5 V vs 5</i> <i>temperatures</i> . Updated <i>Table 43: SPI characteristics</i> and added TBD data. Added max values to <i>Table 46</i> and <i>Table 47</i> in the <i>10-bit ADC</i> <i>characteristics</i> . Updated <i>Section 10.3.11: EMC characteristics</i> .

Table 57. Document revision history	Table 57.	Document revision history
-------------------------------------	-----------	---------------------------



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2009 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



15441 Rev 3