

The High-Performance Alternative

DNA/DNR-PC-911/912/913 Power Conversion Layer User Manual

Board-mounted Power Source for External Devices and for Inputs/Outputs of other Layers in same Chassis

> November 2010 Edition Version 1.5 PN Man-DNx-PC-91x-1110

© Copyright 1998-2010 United Electronic Industries, Inc. All rights reserved.

No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form by any means, electronic, mechanical, by photocopying, recording, or otherwise without prior written permission.

Information furnished in this manual is believed to be accurate and reliable. However, no responsibility is assumed for its use, or for any infringements of patents or other rights of third parties that may result from its use.

All product names listed are trademarks or trade names of their respective companies.

See UEI's website for complete terms and conditions of sale:

http://www.ueidaq.com/company/terms.aspx

Contacting United Electronic Industries

Mailing Address:

27 Renmar Avenue Walpole, MA 02081 U.S.A.

For a list of our distributors and partners in the US and around the world, please see

http://www.ueidaq.com/partners/

Support:

Telephone: (508) 921-4600

Fax:(508) 668-2350

Also see the FAQs and online "Live Help" feature on our web site.

Internet Support:

Support: support@ueidaq.com Web-Site: www.ueidaq.com FTP Site: ftp://ftp.ueidaq.com

Product Disclaimer:

WARNING!

DO NOT USE PRODUCTS SOLD BY UNITED ELECTRONIC INDUSTRIES, INC. AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS.

Products sold by United Electronic Industries, Inc. are not authorized for use as critical components in life support devices or systems. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. Any attempt to purchase any United Electronic Industries, Inc. product for that purpose is null and void and United Electronic Industries Inc. accepts no liability whatsoever in contract, tort, or otherwise whether or not resulting from our or our employees' negligence or failure to detect an improper purchase.

Note: Specificatons listed in this document are subject to change without notice. Check with UEI for current status.

© Copyright 2010 all rights reserved United Electronic Industries, Inc.

Table of Contents

Chapte	r 1 Introduction
1.1	Organization of this Manual 1
1.2	The DNx-PC-91x Layer(s) 2
1.3	Specifications
1.4	Device Architecture
1.5	Layer Connectors and Wiring 5
1.6	Jumper Settings for DNA Version 5
Chapte	r 2 Programming with the High Level API
2.1	Creating a Session
2.2	Configuring Channels
2.3	Programming the Power Output Level
2.4	Configuring the Timing
2.5	Reading Back Voltages, Currents, and Temperature
2.6	Cleaning-up the Session
Chapte	r 3 Programming with the Low-Level API
3.1 3.1.1 3.1.2	DNA-PC-911/912/913 Layers 9 DqAdv91xRead 9 DqAdv91xSetConfig 10
Append	dix A Using a Power Conversion Layer with Other Layers
A.1	Overview
A.2	Driving the Digital Inputs and Outputs of a DNA-DIO-401
A.3	Connecting to other DNA Boards or Layers
Append	dix B Accessories
Access	ories
Appen	dix C Initital Tests for PC-911 and PC-912 18
C.1	Test Configuration. 19
C.2	PC-911
C.3	PC-912
C.4	Switching Test
C.5	PC-911 Auto-Switch Test
C.6	PC-912 Auto-Switch Test
C.7	PC-912 Auto-Switch Test
C.8	Explorer Controls Test
C.9	PC-911
C.10	PC-912



Index



List of Figures

Chap	ter 1 – Introduction	1
1-1	Photos of DNR- and DNA-PC-911 Power Conversion Layer Boards	2
1-2	Technical Specifications	
1-3	Block Diagram of DNx-PC-91x Layer Board	4
1-4	Pinouts of the DNA-PC-91x Power Conversion Layers	5
1-5	Diagram of DNA-CT-651 Layer Position Jumper Settings	5
1-6	Physical Layout of DNA-CT-651 Layer Board	6
Chap	ter 2 Programming with the High Level API	7
Chap	ter 3 Programming with the Low-Level API	9
Appe	ndix A - Using a PC-91x with Other Layers in a Cube	12
A-1	DNA-DIO-401 Input Circuit	
A-2	Physical Layout of 912 and 401 Boards	14
A-3	DNx-DIO-401 Output Circuit	
A-4	Schematic Diagram of 911/912/913 Jumper Connections	
A-5	Schematic Diagram of DIO-401-402-405 Jumper Connections	
A-6	Schematic Diagram of DIO-404 Jumper Connections	
A-7	Schematic Diagram of AO-350-353 Jumper Connections	
A-8	Physical Location of DNA-PC-913 and AO-308-353 Jumpers	17
Appe	ndix B - Accesssories	19
Appe	ndix C- Initial Tests for PC-911 and PC-912	20
C-1	Scope Display with External Power Supply Disconnected	
C-2	Scope Display with External Power Reconnected	21
C-3	Scope Display with External Power Disconnected	
C-4	Scope Display with External Power Supply Disconnected	23
C-5	Scope Display with External Power Reconnected	24

Chapter 1 Introduction

This document outlines the feature set and use of the DNA-PC-911/912/913 Power Conversion Layers. These layers may be used as a source of power for external devices and for digital and analog inputs and outputs of other layers installed in the same PowerDNA Cube.

This PowerDNA PC-91x User Manual is organized as follows:

- 1.1 Organization of this Manual
- Introduction

Provides an overview of Power Conversion Layer board features, various models available, and what is needed to get started.

- The PC-91x Layer Provides an overview of the device architecture, connectivity, and logic of layer.
- **Programming with the High Level API** Describes how to program the layer with UEIDAQ Framework API.
- **Programming with the Low Level API** Describes how to program the layer with DqAdv low level commands.
- Appendix A: Using a Power Conversion Layer with other layers in a PowerDNA Cube

This appendix shows how to use the PC-91x with various other types of layers mounted in the same Cube.

- Appendix B: Accessories This appendix provides a list of accessories available for PC-91x layer(s).
- Index

This is an alphabetical listing of the topics covered in this manual.

Conventions

To help you get the most out of this manual and our products, please note that we use the following conventions:



Tips are designed to highlight quick ways to get the job done, or reveal good ideas you might not discover on your own.

NOTE: Notes alert you to important information.



CAUTION! Caution advises you of precautions to take to avoid injury, data loss, and damage to your boards or a system crash.

Text formatted in **bold** typeface generally represents text that should be entered verbatim. For instance, it can represent a command, as in the following example: "You can instruct users how to run setup using a command such as **setup.exe**."

1.2 The DNx-PC-91x Layer(s)


- The PC-91x layers have the following features:
 - Isolated DC/DC Converter
 - Overload Protection
 - Overtemperature Shutdown
 - Software-controlled on/off switch
 - · Ability to read status of lines: voltage/current within limits, overload



DNR-PC-911

DNA-PC-911

Figure 1-1Photos of DNR- and DNA-PC-911 Power Conversion Layer Boards



1.3 Specifications Specifications for the PC-91x layers are listed in Figure 1-2.

Technical Specificat	ions: (all versions unless otherwise noted)
Input voltage: DNA-PC-911 DNA-PC-912 DNA-PC-913	9 - 36V DC 18 - 36V DC 9 - 36V DC
Output voltage: DNA-PC-911 DNA-PC-912 DNA-PC-913	(call for info on other voltages) ±15 V DC ±3% +24 V DC ±3% ±45 V DC ±3%
Output current:* DNA-PC-911 DNA-PC-912 DNA-PC-913	(derated 1.2% per °C above 40 °C) 1.2 A 1.6 A 0.4 A
Output enable/disable Input Selection*	software controlled. Default condition is ON Power provided by internal bus or external connection. Default source is internal.
Input protection	5 A slow-blow fuse
Output protection	Short cirtuit protected, unlimited duration
Short circuit output current	150 % of Imax
Output Isolation	350 Vrms, min
Input voltage readback acc.	±1%
Temp measurment acc.	±2 °C
Power supply efficiency	>75% at all currents
Power consumption	0.8W (without load)
Operating temp. range	-40°C to +85°C (output current derated 1.2% per °C above 40 °C)
Operating humidity	95%, non-condensing

* When the total power drawn from all DNx-PC-91x series boards in a single chassis exceeds 40 watts, the use of external power is recommended.

Figure 1-2. Technical Specifications

1.4 Device Architecture Architecture Architecture As shown in Figure 1-3, each DNA-PC-91x Layer has an isolated DC/DC converter that outputs a DC voltage to external devices through a DB-37 connector on its front panel. The converter is also connected to an internal power bus that runs between all installed layers in a cube. The DC voltage from the converter is therefore available for use by other layers connected to that bus. This feature is described more fully in Appendix A.





Figure 1-3. Block Diagram of DNx-PC-91x Layer Board

Each DNx-PC-91x layer has an Isolated DC/DC converter that outputs a specific DC voltage. The PC-911 accepts 18-36VDC and outputs up to 1.3A at \pm 15VDC (40W); the PC-912 accepts 18-36VDC and outputs up to 1.6A at +24VDC (40W); The PC-913 accepts 9-36VDC and outputs up to 0.3A at \pm 45VDC (15W).



CAUTION: The PC-91x provides thermal-, short-, and overload- protected DC/DC. If the power consumption of the configured cube exceeds about 15 watts, ensure that you specify a fan to dissipate heat from the cube. Otherwise, the automated protection system may be triggered to prevent damage to the layer.



1.5 Layer Connectors and Wiring

The PC-911/912/913 layers each use a 37-pin female D-Sub connector with the pinouts shown in **Figure 1-4**:




Figure 1-4. Pinouts of the DNA-PC-91x Power Conversion Layers

The layers use a B-size 37-pin D-sub connector with voltages available as shown in **Figure 1-4**.

1.6 Jumper Settings for DNA Version The DNA-PC-91x module (layer) has a jumper block that assigns the position of the module within a PowerDNA Cube. The jumpers must be set to match the physical position of an I/O board or layer in the Cube.


NOTE: Since all layers are assembled in Cubes before shipment to a customer, you should never have to change a jumper setting.

In case a jumper may have been inadvertently misplaced, a diagram of the jumper block is shown in **Figure 1-5**. To set the layer address, place jumpers as shown for I/O position 1in **Figure 1-5**.

		Layer's Position as marked on the Faceplate*					
		I/O 1	I/O 2	I/O 3	I/O 4	I/O 5	I/O 6
Pins	9-10	0 0	0 0	0 0	0 0	0 0	0 0
	11-12	0 0	0 0	00	00	0 0	0 0
J× F	13-14	0 0	0 0	0 0	0 0	0 0	0 0
	15-16	0 0	0 0	0 0	0 0	0 0	0 0

* All I/O Layers are sequentially enumerated from top to the bottom of the Cube

Open
Closed






Figure 1-6. Physical Layout of DNA-CT-651 Layer Board

Chapter 2 Programming with the High Level API

This section describes how to program the DNA-PC-91x using the UEIDAQ's Framework API.

The UEIDAQ framework is object oriented and its objects can be manipulated in the same manner from various development environments such as Visual C++, Visual Basic, or LabVIEW.

The following section focuses on the C++ API, but the concept is the same no matter what programming language you are using.

Please refer to the "UEIDAQ Framework User Manual" for more information about using other programming languages.

2.1 Creating a Session The Session object controls all operations on your PowerDNA device. Therefore, the first task is to create a session object:

CUeiSession session;

2.2 Configuring Channels The PC-91x allows for reading back power voltage levels (Channels 0, 1, 2), current (Channel 3) and temperature (Channel 4).

To access those measurements, configure the channel list using the session's object method "CreateAIChannel".

// Configure PC-91x to read channels 0 to 4
session.CreateAIChannel("pdna://192.168.100.2/Dev0/Ai0,1,2,3,4",-10,
10,UeiAIChannelInputModeSingleEnded);

The input range and input mode settings are not used on the PC-91x.

2.3 Programming the Power Output Level The following example shows how to switch the output on or off with the custom property "source":

// Set source 0: internal power, 1:external power, 2: external power
// with automatic switch to internal

session.SetCustomProperty("source", 0);

```
// Set voltage selection
// 0: Power off
// 1: -4.33V +4.33V 12 W (911 only)
// 2: -9.66V +9.66V 24 W (911 only)
// 3: -15V +15V 36 W (911 only)
// 4: -4.33V +15V 24 W (911 only)
// 5: -15V +4.33V 24 W (911 only)
// 6: +11.66V 20 W (912 only)
// 7: +24V 40 W (912 only)
```

```
// 8: -14.33V +14.33V 12 W (913 only)
// 9: -29.66V +29.66V 24 W (913 only)
// 10: -45V +45V 36 W (913 only)
// 11: -14.33V +45V 24 W (913 only)
// 12: -45V +14.33V 24 W (913 only)
```

```
session.SetCustomProperty("voltageselect", 8);
```

2.4Configuring
the TimingYou can only configure the PC-9x to run in simple mode (point by point). Other
timing modes are not supported.In simple mode, the delay between samples is determined by software on the
host computer.

The following sample shows how to configure the simple mode.

session.ConfigureTimingForSimpleIO();

2.5 Reading Back Reading data from the PC-91x is done by using a reader object. Use the scaled reader object to read the voltage, current, and temperature readback values. The following sample code shows how to create a scaled reader object and read samples. Temperature

// Create a reader and link it to the session's stream
CueiAnalogScaledReader reader(session.GetDataStream());

```
// read one scan, the buffer returned contains { volt1, volt2, volt3,
current, temperature }
double data[5];
reader.ReadSingleScan(data);
```

2.6 Cleaningup the Session The session object will clean itself up when it goes out of scope or when it is destroyed. However, you can manually clean up the session (to reuse the object with a different set of channels or parameters, for example).

session.CleanUp();

Chapter 3 Programming with the Low-Level API

The DqAdv functions of the low-level API, which are included in this chapter, offer direct access to PowerDNA DaqBIOS protocol and allow you to access device registers directly. For additional information, please refer to the API Reference Manual document under:

Start » Programs » UEI » PowerDNA » Documentation

for all pre-defined types, error codes, and functions you can use with this layer.

3.1 DNA-PC-911/912/913 Layers

3.1.1 DqAdv91xRead

Syntax:

int DqAdv91xRead(int hd, int devn, uint32* status, uint32* bdata, double* fdata)

Command: DQE

Input:	
int hd	Handle to the IOM received from DqOpenIOM()
int devn	Device number
Output:	
uint32 *status	Returns status value, 1 uint32
uint32 *bdata	Raw binary data, an array of 5 values, (NULL if not required)
double *fdata	Converted data, an array of 5 values, (NULL if not required)
Return:	
DQ_ILLEGAL_HANDLE	Illegal IOM Descriptor or communication wasn't established
DQ_BAD_DEVN	Device indicated by devn does not exist or is not an 1553-553
DQ_SEND_ERROR	Unable to send the Command to IOM
DQ_TIMEOUT_ERROR	Nothing is heard from the IOM for Timeout duration
DQ_IOM_ERROR	Error occurred at the IOM when performing this command
DQ_SUCCESS	Successful coompetion
Other negative values:	Low level IOM error
Output:	
uint32 *status	Returns status value , 1 uint32
uint32 *bdata	Raw binary data, an array of 5 values, (NULL if not required)
double *fdata	Converted data, an array of 5 values, (NULL if not required)

Description:

This function returns the status and ADC readings from a 91x series layer.

PC-91X ADC channel assignments, indices for bdata [] and fdata []:

DQ PC91X CH EXT V (0)// volts, external JIO connector DQ PC91X CH INPUT I (1)// amps, current used by DC/DC // converters DQ PC91X CH INT V (2) // volts, internal DNx system power DQ PC91X CH DCDC INPUT V (3) voltage at input to DC/DC // volts, DQ PC91X CH THERM (4) // degrees C,temperature of the ADC IC

Bit defines for status information returned to *status

DQ_91X_STS_JMAIN_ON	(1L<<2) // = 1 if JMAIN (DNA) is used as a
	// power source
DQ_91X_STS_JIO_ON	(1L<<1) // = 1 if JIO (Front connector) is used
	<pre>// as a power source</pre>
DQ_91X_STS_JIO	(1L<<0) // JIO Input Power status, 0=fault, no
	// power

Note: None.

3.1.2 DqAdv91xSetConfig

Syntax:

2

int DqAdv91xSetConfig(int hd, int devn, uint32 src, uint32 vsel)

Command: DQE

Input:	
int hd	Handle to IOM received from DqOpenIOM()
int devn	Layer inside the IOM
int src	Voltage source selector, internal, JIO or JIO w/autoswitch
int vsel	Select the voltage options or turn power off
Output:	None.
Return:	
DQ_ILLEGAL_HANDLE	Illegal IOM Descriptor or communication wasn't established
DQ_BAD_DEVN	Device indicated by devn does not exist or is not a PC-91x
DQ_BAD_PARAMETER	Src or vsel is not one of the specified constants
DQ_SEND_ERROR	Unable to send the Command to IOM
DQ_TIMEOUT_ERROR	Nothing is heard from the IOM for Time out duration
DQ_IOM_ERROR	Error occurred at the IOM when performing this command
DQ_SUCCESS	Successful completion
Other negative values	Low level IOM error

Tel: 508-921-4600 Date: November 2010 www.ueidaq.com

[©] Copyright 2010 all rights reserved United Electronic Industries, Inc.

Description:

This function sets the operating state of the PC-91x.

Use one of the following #defined constants for src:

DQ_91X_INTERNAL_POWER	// use	internal power from DNx system
DQ_91X_EXT_JIO_POWER	// use	power from DB-37 (JIO) connector
DQ 91X EXT JIO AUTOSWITCH	// use	power from DB-37 (JIO) connector
	// but	switch to internal power when JIO
	// vol	tage is too low (approx 9V).

Use one of the following #defined constants for ${\tt vsel}$. Use the constants that apply to your particular PC-91x model.

For PC-911:

DQ_91X_POWER_OFF	// set power off
DQ_911_P5_N5_12W	// +-4.33V 12Watts
DQ_911_P10_N10_24W	//+-9.66V 24Watts
DQ_911_P15_N15_36W	// +-15V 36Watts
DQ_911_P15_N5_24W	// +15V,-4.33V 24Watts
DQ_911_P5_N15_24W	// +4.33V,-15V 24Watts

For PC-912:

DQ_91X_POWER_OFF	//	set power off
DQ_912_P12_20W	//	+11.66V 20Watts
DQ_912_P24_40W	//	+24V 40Watts

For PC-913:

DQ_91X_POWER_OFF	//	set power off
DQ_913_P15_N15_12W	//	+-14.33V 12Watts
DQ_913_P30_N30_24W	//	+-29.66V 24Watts
DQ_913_P45_N45_36W	//	+-45V 36Watts
DQ 913 P45 N15 24W	//	+45V,-14.33V 24Watts
DQ_913_P15_N45_24W	//	+14.33V,-45V 24Watts

Note:

None.

Appendix A

Using a Power Conversion Layer (DNx-PC-911/912/913) with Other Layers in a PowerDNA Chassis

A.1 Overview In addition to its ability to supply power to external devices through the DB-37 connector on the front panel, a DNA-PC-91x Power Conversion Layer may also be used to supply power internally to other layers mounted within the same Cube. (This function is not available with DNR version boards. With DNR version boards, all interlayer connections must be made via external connections to the DB-37 front panel connector.)

The power can be used to drive digital input, digital output, or analog output circuits on these layers. The power conversion boards are available in three types, each with a different output voltage. The DNx-PC-911 outputs ±15VDC, the DNx-PC-912 +24VDC, and the DNx-PC-913 ±45VDC. For detailed specs, refer to the Data Sheet for DNA-PC-91x Power Conversion Layers, which can be viewed and downloaded from the website (www.ueidaq.com).

Power from a DNA-PC-91x board may be connected to either of two interlayer power buses (Bus 1 or Bus 2) by installing jumpers on the board, as described later in this guide. Bus 1 uses Pins 11 and 13 of the 14-pin interlayer connectors mounted on each layer. Bus 2 uses Pins 12 and 14. This internal connection feature is not available with DNR version because no interlayer bus is provided. All such connections must be made externally.

Other layers in the same Cube, such as digital input/output or analog output boards, can connect to either bus by installing jumpers on appropriate connectors on that layer, as described below. In most cases, the connections to Bus 1 and Bus 2 can be made by a user installing selected jumpers. On some layers, however, such as the AO-308-353 board with ±40 VDC analog outputs, additional connections or disconnections must be made at the factory before shipment. Therefore, any jumpers are usually installed at the factory before shipment. The only modifications to jumper connections suitable for users to make in the field would be to change from Bus 1 to Bus 2 or vice versa.

Examples are given in following sections that show how a user can install jumpers for various types of layers.

Driving the
Digital InputsTo configure a Power Conversion Layer to drive the Digital Inputs or Outputs
of a DNA-DIO-401, use the following procedure:


and Outputs of a DNA-DIO-401

A.2

STEP 1: Determine the voltage required for the task.

Referring to the specifications for the 401 listed in its datasheet, the voltage required is +24 VDC. The requirement for 24VDC, therefore, means that you should use the DNA-PC-912 Conversion Layer as the power source for the 401 inputs. The Input Circuit for a typical channel is illustrated in **Figure A-1**; the output circuit is shown in **Figure A-3**.

- **STEP 2:** Determine which Interlayer Bus (Bus 1 or Bus 2) you want to use for this board. For this example, we will arbitrarily choose Bus 1.
- **STEP 3:** On the DNA-PC-912 Board that you use for this task, install jumpers in the positions needed to connect the 912 output voltage to Bus 1. Since Bus 1 is carried on Pins 11 and 13 of the interlayer bus, you should connect jumpers between Pins 1-2 and 4-5 on the jumper connector marked J1 on the 912 board, as shown in **Figure A-2**.
 - **NOTE:** If you had decided to use Bus 2 (Pins 12 and 14) instead of Bus 1, you would have installed the J1 jumpers between Pins 2-3 and 5-6.



Simplified Input Channel Diagram

Figure A-1. DNA-DIO-401 Input Circuit

The physical layout of the 912 and 401 boards showing locations of jumpers and bus connectors is illustrated below in **Figure A-2**.




Figure A-2. Physical Layout of 912 and 401 Boards

- **STEP 4:** To connect the 401 input circuits to the Interlayer Bus 1, install jumpers on the DIO-401 board between Pins 1-2 and 4-5, as shown in **Figure A-2**.
 - **NOTE:** If you had used Bus 2 instead, you would have installed the jumpers between Pins 2-3 and 5-6.





Figure A-3. DNx-DIO-401 Output Circuit

15


In the DNA-PC-911, the following voltages and power levels are softwareselectable: +5V 12W, ±10V 24W, ±15V 36W, +15V/-5V 24W, +5V/-15V 24W.

In the DNA-PC-912, the following voltages and power levels are softwareselectable: +12V 20W, +24V 40W.

In the DNA-PC-913, the following voltages and power levels are softwareselectable: ±15V 12W, ±30V 24W, ±45V 36W, +45V/-15V 24W, +15V/-45V 24W.











Power options:

- Power options: no jumpers installed : power via FDIO1 VCC_DIG/DGND pins 1-2 and 4-5 : power from 902 layer mapped to GND-1 and +24V-1 2-3 and 5-6 : power from 902 layer mapped to GND-2 and +24V-2 5-8 and 2-VCC-IN : power from the non-isolated input power 9-36V













Figure A-7. Schematic Diagram of AO-350-353 Jumper Connections





18

Appendix B

B.1 Accessories The following cables and STP boards are available for the PC-91x layers.

DNA-CBL-37

3ft, 37-way flat ribbon cable; connects DNx-PC-91x to DNA-STP-37

DNA-CBL-37S

3 ft, 37-way round, shielded cable

DNA-STP-37

37-way screw terminal panel; requires DNA-CBL-37

Appendix C

Initial Tests for PC-911 and PC-912

C.1 Test Configuration	The goal of the test is verify that both PC-911 and PC-912 can produce proper output voltages, report input voltage, layer temperature, and input current and switch the input source based on the software commands or in auto-switch mode. Note that the PC-913 design is identical to the PC-911 with exception of the p/n for the DC/DCs that are used. As a result, the PC-911 tests also cover PC-913 as well.			
C.2 PC-911	A DNR-PC-911 was inserted into the first slot of a 3012 DNR rack in standard configuration with power, Ethernet connection, and RS-232 port. A load board with 3ea 100 ohm 10W resistors was connected across the PC-			
	911's 30V output (from +15V to -15V) using an STP-3716 and a DB-37 cable. This gives an approximate 27 Watt load to the power output.			
	An additional variable power supply set to a nominal 22V was connected to the external power input connection using pins 1 and 19 of the aforementioned STP-3716.			
	Scope probes were connected as follows:			
	Channel 1 to load resistors.			
	Channel 2 to external power supply input at pins 1 and 19 of the STP.			
	Channel 3 to power supply powering the DNR rack.			
	 V/div was set to 20V, 100ms/div timebase 			
C.3 PC-912	A DNR-PC-912 was inserted into the first slot of a 3012 DNR rack in standard configuration with power, Ethernet connection, and RS-232 port.			
	A load board with 6ea 100 ohm 10W resistors was then connected across the PC-912's 24 V output using an STP-3716 and DB-37 cable. This gives an approximate 35.6 Watt load to the power output.			
	An additional variable power supply set to a nominal 22V was connected to the external power input connection using pins 1 and 19 of the aforementioned STP-3716.			
	Scope probes were then connected as follows:			
	Channel 1 to load resistors.			
	 Channel 2 to external power supply input at pins 1 and 19 of the STP. 			
	 Channel 3 to power supply powering the DNR rack. 			
	V/div was set to 20V, 100ms/div timebase			
C.4 Switching Test	PowerDNA Explorer was used to control and monitor the operation of the PC- 911/912.			
	 PC-911: Using Explorer, the output voltage was set to ±15V and the power source to "Auto-switch". 			

Vers: 1.5

- PC-912: The output voltage was set to 24V and the power source to "Internal/External/Auto-switch". The external source was then applied and removed in all modes; and verified that the output responded correctly.
 Result: PASSED
- Using Explorer, verified that internal and external readings were within 5% of actual values.

Result: PASSED

 Using Explorer, verified that the input voltage shown on Explorer is within 150mV of the external voltage shown on Explorer. PASSED

C.5 PC-911 Auto-Switch Test Disconnection of the external power supply produced the following scope display.



Figure C-1. Scope Display with External Power Supply Disconnected

The top trace shows the power to the load resistors. The middle trace shows the disconnection and voltage decay of the external power as seen by the PC-911.

The top trace shows the load being powered by external power followed by approx 300ms of off time, followed by re-powering of the load using internal power.

© Copyright 2010 all rights reserved United Electronic Industries, Inc.	Tel: 508-921-4600	www.ueidaq.com	Vers: 1.5
	Date: November 2010		File: PC-91X App C.fm

The voltage displays on Explorer verify that this is the case with the External voltage falling to approximately zero and the Input voltage now showing a reading very close to the Internal voltage.

Reconnecting the external power supply produces a display as shown below:





Figure C-2. Scope Display with External Power Reconnected

© Copyright 2010 all rights reserved	Tel: 508-921-4600	www.ueidaq.com
United Electronic Industries, Inc.	Date: November 2010	

22

C.6 PC-912 Auto-Disconnection of the external power supply produced the following scope Switch Test display:



Waiting for Trigger

Figure C-3. Scope Display with External Power Disconnected

The top trace shows the power to the load resistors. The middle trace shows the disconnection and voltage decay of the external power as seen by the PC-912.

The top trace shows the load being powered by the external power followed by approx 300ms of off time, followed by the re-powering of the load using the internal power.

The voltage displays on Explorer verify that this is the case with the External voltage falling to approx. zero and the Input voltage now showing a reading very close to the Internal voltage.

C.7 PC-912 Auto-Disconnection of the external power supply produced the following scope Switch Test display:





Figure C-4. Scope Display with External Power Supply Disconnected

The top trace shows the power to the load resistors. The middle trace shows the disconnection and voltage decay of the external power as seen by the PC-912.

The top trace shows the load being powered by the external power followed by approx 300ms of off time, followed by the re-powering of the load using the internal power.

The voltage displays on Explorer verify that this is the case with the External voltage falling to approx. zero and the Input voltage now showing a reading very close to the Internal voltage.

24



Reconnecting the external power supply produces a display as shown here:

Figure C-5. Scope Display with External Power Reconnected

The top trace shows the load being powered by the internal power followed by approx 300ms of off time, followed by the re-powering of the load using the external power.

The voltage displays on Explorer verify that this is the case with the External voltage returning to a nominal 24V and the Input voltage now showing a reading very close to the External voltage.

C.8 Explorer The two drop down control boxes on Explorer were exercised to verify that their functions were controlled correctly.

The Power source was set to internal and the external power supply was connected and disconnected to verify that the Input voltage remained at the internal voltage.

PASSED

The Power source was set to external and the external power supply was connected and disconnected to verify that the Input voltage would be at the external voltage when connected and near zero volts when disconnected.

PASSED

PC-911

The Output voltage was set to $\pm 10V$ and the voltage on the load resistors was measured to be 19.0V. The Input current reading on Explorer was also observed to drop from 1.34A to 0.58A. On the $\pm 5V$ setting, the load resistor voltage was 8.7V with an input current value of 0.15A returned by Explorer.

PASSED

PC-912

The Output voltage was set to +12V and the voltage on the load resistors was approx 11.5V. The Input current reading on Explorer was also observed to (expectedly) drop to approx $\frac{1}{4}$ of the value seen on the 24V setting (0.42A vs. 1.75A).

PASSED

Index

Numerics

401 Input Circuit 13 911/912/9013 Jumper Connections 15

Α

Accessories 18 AO-308-353 12 AO-350-353 Jumper Connections 17 Architecture 4

В

Block Diagram 4 Bus 1 12 Bus 2 12

С

Cable(s) 18 CAUTION 1 Cleaning-up 8 Configuring Excitation 7 Configuring the Timing 8 Connectors 5 Conventions 1 Creating a Session 7

D

Digital Inputs or Outputs of a Dna-DIO-401 12 DIO-401-402-405 Jumper Connections 16 DIO-404 Jumper Connections 16 DNA-CBL-37 18 DNA-PC-911 -- ±15VDC 12 DNA-PC-912 +24VDC 12 DNA-PC-913 ±45VDC 12

F

Features 2

Н

High Level API 7

l Input (

Input Circuit 13 Interlayer Bus 13

J

Jumper Settings 5 Jumpers 13

L

Layer position jumper settings 5 Low-Level API 9

Μ

Modifications to Jumper Connections 12

0

Organization 1

Ρ

Photo 2 Physical Layout 14 Physical layout 6 Physical Location 17 Pinout 5 Programming 7, 9

R

Reading Data 8

S

Screw-terminal panels $18 \ \ \,$

T

Tips 1