

LPC-P2148 development board

Users Manual



All boards produced by Olimex are ROHS compliant

Rev.D, November 2009

Copyright(c) 2010, OLIMEX Ltd, All rights reserved

INTRODUCTION:

LPC-P2148 is prototype board for LPC2148 ARM7TDMI-S microcontroller with USB 2.0 Full-speed device, multiple UARTs, SPI, SSP to I2C-bus and on-chip SRAM up to 40 kB, produced by NXP Semiconductors.

With LPC-P2148 you can explore the features of LPC21XX family on budget, the board has everything necessary to build simple applications: reset and oscillator circuits, JTAG port for programming and debugging, USB, RS232, SD/MMC, Buzzer, three status LEDs, potentiometer and two user buttons.

There are plenty of GPIOs on extension headers and also a prototype area where you can connect your additional circuits.

BOARD FEATURES:

- MCU: **LPC2148** 16/32 bit ARM7TDMI-S™ with 512K Bytes Program Flash, 42K Bytes RAM, USB 2.0, RTC, 10 bit ADC 2.44 μS, 2x UARTs, 2x I2C, SPI, 2x 32bit TIMERS, 6x PWM, 8x CCR, 1x DAC, WDT, 5V tolerant I/O, up to 60MHz operation
- standard JTAG connector with ARM 2x10 pin layout for programming/debugging with ARM-JTAG
- USB connector, USB link LED
- Two channel RS232 interface and drivers
- SD/MMC card connector
- two buttons
- trimpot connected to ADC
- two status LEDs
- Buzzer
- UEXT - 10 pin extension connector for Olimex addition peripherals like MP3, RF2.4Ghz, RFID etc. modules
- 2x SPI connectors
- I2C connector
- on board voltage regulator 3.3V with up to 800mA current
- single power supply: 6V AC or DC required
- power supply LED
- power supply filtering capacitor
- RESET circuit with external control of Philips ISP utility via RS232
- RESET button
- DBG, BSL slide switch
- JNST jumper for enable/disable external RESET control by RS232
- 12 Mhz crystal on socket
- 32768 Hz crystal and RTC backup battery connector

- extension headers for all uC ports
- PCB: FR-4, 1.5 mm (0,062"), soldermask, white silkscreen component print
- Dimensions: 110 x 100 mm (4.3 x 3.9 ")

ELECTROSTATIC WARNING:

The LPC-P2148 board is shipped in protective anti-static packaging. The board must not be subject to high electrostatic potentials. General practice for working with static sensitive devices should be applied when working with this board.

BOARD USE REQUIREMENTS:

Cables: The cable you will need depends on the programmer/debugger you use. If you use [ARM-USB-OCD](#), you will need RS232 cable and 1.8 meter USB A-B cable, if you use [ARM-USB-TINY](#), you will need 1.8 meter USB A-B cable and if you use [ARM-JTAG](#), you will need LPT cable.

Hardware: Programmer/Debugger – one of the Olimex ARM Programmers: ARM-USB-OCD, ARM-USB-TINY, ARM-JTAG.

Software: ARM C compiler and JTAG programmer, the possible options are:

- open source platform: GNU C compiler + OpenOCD and Eclipse


PROCESSOR FEATURES:

LPC-P2148 board use Single-chip 16-bit/32-bit microcontroller LPC2148 from NXP Semiconductors with these features:

- 16-bit/32-bit ARM7TDMI-S microcontroller
- 40 kB of on-chip static RAM and 512 kB of on-chip flash memory. 128-bit wide interface/accelerator enables high-speed 60 MHz operation.
- In-System Programming/In-Application Programming (ISP/IAP) via on-chip boot loader software. Single flash sector or full chip erase in 400 ms and programming of 256 B in 1 ms.
- EmbeddedICE RT and Embedded Trace interfaces offer real-time debugging with the on-chip RealMonitor software and high-speed tracing of instruction execution.
- USB 2.0 Full-speed compliant device controller with 2 kB of endpoint RAM. In addition, the LPC2146/48 provides 8 kB of on-chip RAM accessible to USB by DMA.
- Two 10-bit ADCs provide a total of 14 analog inputs, with conversion times as low as 2.44 ms per channel.
- Single 10-bit DAC provides variable analog output

- Two 32-bit timers/external event counters (with four capture and four compare channels each), PWM unit (six outputs) and watchdog.
- Low power Real-Time Clock (RTC) with independent power and 32 kHz clock input.
- Multiple serial interfaces including two UARTs (16C550), two Fast I²C-bus (400 kbit/s), SPI and SSP with buffering and variable data length capabilities.
- Vectored Interrupt Controller (VIC) with configurable priorities and vector addresses.
- Up to 45 of 5 V tolerant fast general purpose I/O pins in a tiny LQFP64 package.
- Up to 21 external interrupt pins available.
- 60 MHz maximum CPU clock available from programmable on-chip PLL with settling time of 100 ms.
- On-chip integrated oscillator operates with an external crystal from 1 MHz to 25 MHz.
- Power saving modes include Idle and Power-down.
- Individual enable/disable of peripheral functions as well as peripheral clock scaling for additional power optimization.
- Processor wake-up from Power-down mode via external interrupt or BOD.
- Single power supply chip with POR and BOD circuits:
 - CPU operating voltage range of 3.0 V to 3.6 V ($3.3 \text{ V} \pm 10 \%$) with 5 V tolerant I/O pads.

Block Diagram:




(1) Pins shared with GPIO.

MEMORY MAP:


4.0 GB	<div style="border: 1px solid black; padding: 5px; margin-bottom: 2px;">AHB PERIPHERALS</div> <div style="border: 1px solid black; padding: 5px; margin-bottom: 2px;">VPB PERIPHERALS</div> <div style="border: 1px solid black; padding: 5px; margin-bottom: 2px;">RESERVED ADDRESS SPACE</div> <div style="border: 1px solid black; padding: 5px; margin-bottom: 2px;">BOOT BLOCK (12 kB REMAPPED FROM ON-CHIP FLASH MEMORY)</div> <div style="border: 1px solid black; padding: 5px; margin-bottom: 2px;">RESERVED ADDRESS SPACE</div> <div style="border: 1px solid black; padding: 5px; margin-bottom: 2px;">8 kB ON-CHIP USB DMA RAM</div> <div style="border: 1px solid black; padding: 5px; margin-bottom: 2px;">RESERVED ADDRESS SPACE</div> <div style="border: 1px solid black; padding: 5px; margin-bottom: 2px;">32 kB ON-CHIP STATIC RAM</div> <div style="border: 1px solid black; padding: 5px; margin-bottom: 2px;">RESERVED ADDRESS SPACE</div> <div style="border: 1px solid black; padding: 5px; margin-bottom: 2px;">TOTAL OF 512 kB ON-CHIP NON-VOLATILE MEMORY</div>	0xFFFF FFFF
3.75 GB		0xF000 0000
3.5 GB		0xE000 0000
3.0 GB		0xC000 0000
2.0 GB		0x8000 0000
		0x7FFF FFFF
		0x7FFF D000
		0x7FFF CFFF
		0x7FD0 2000
		0x7FD0 1FFF
		0x7FD0 0000
	0x7FCF FFFF	
	0x4000 8000	
	0x4000 7FFF	
1.0 GB	0x4000 0000	
	0x3FFF FFFF	
	0x0008 0000	
	0x0007 FFFF	
0.0 GB	0x0000 0000	

SCHEMATIC



Rev. D
 COPYRIGHT(C) 2009, Olimex Ltd.
<http://www.olimex.com/dev>

BOARD LAYOUT



POWER SUPPLY CIRCUIT

LPC-P2148 can take power from three sources:

- External power supply 9.0V DC or 6.0V AC.
- +5V_USB from USB connector
- Extension pins VIN and GND

RESET CIRCUIT

LPC-P2148 reset circuit includes pin 15 of JTAG connector, U1 (MCP130T), D4 (1N4148), R8 (10k), LPC2148 pin 57 (RST) and RESET button.

CLOCK CIRCUIT

Quartz crystal with name **Q1** (12 MHz) is connected to **LPC2148** pin 61 (X2) and pin 62 (X1).

Quartz crystal with name **Q2** (32.768 kHz) is connected to **LPC2148** pin 3 (RTCX1) and pin 5 (RTCX2).

JUMPER DESCRIPTION

DBG_E



When this jumper is shorted – selects the microcontroller's debug mode.
Default state is closed.

VREF-3.3V



When this jumper is shorted – connects LPC2148 pin 63 (VREF) to 3.3V.
Default state is closed.

RS1/UEXT



When this jumper is shorted in position RS1 – connects LPC2148 pin 34 (RXD1) to U2 (MAX3232) pin 9 (R2OUT); when this jumper is shorted in position UEXT - connects LPC2148 pin 34 (RXD1) to UEXT pin 4.
Default state is shorted in position RS1.

SLIDE SWITCH

Slide switch	Position	Description
Slide switch (ICSP)		Disable ICSP programming.
		Enable ICSP programming.

INPUT/OUTPUT

USB_UP_LED (yellow) with name **USB_LINK** connected to LPC2148 pin 17 (P0.31/UP_LED/CONNECT).

Status LED1 (red) with name **LED1** connected to LPC2148 pin 35 (P0.10/RTS1/CAP1.0/AD1.2).

Status LED2 (red) with name **LED2** connected to LPC2148 pin 37 (P0.11/CTS1/CAP1.1/SCL1).

Power-on LED (red) with name **PWR** – this led shows that +3.3V is applied to the board.

User button with name **B1** connected to LPC2148 pin 45 (P0.15/RI1/EINT2/AD1.5).

User button with name **B2** connected to LPC2148 pin 46 (P0.16/EINT0/MAT0.2/CAP0.2).

Reset button with name **RST** connected to LPC2148 pin 57 (RST).

Trimpot with name **AN_TR** connected to LPC2148 pin 15 (P0.30/AD0.3/EINT3/CAP0.0).


BUZZER connected to LPC2148 pin 38 (P0.12/DSR1/MAT1.0/AD1.3) and pin 39 (P0.13/DTR1/MAT1.1/AD1.4).

CONNECTOR DESCRIPTIONS

JTAG:

The JTAG connector allows the software debugger to talk via a JTAG (Joint Test Action Group) port directly to the core. Instructions may be inserted and executed by the core thus allowing LPC2148 memory to be programmed with code and executed step by step by the host software.


For more details refer to IEEE Standard 1149.1 - 1990 Standard Test Access Port and Boundary Scan Architecture and LPC2148 datasheets and users manual.



Pin #	Signal Name	Pin #	Signal Name
1	+3.3V	2	+3.3V
3	TRST	4	GND
5	TDI	6	GND
7	TMS	8	GND
9	TCK	10	GND
11	RTCK	12	GND
13	TDO	14	GND
15	RST	16	GND
17	NC	18	GND
19	NC	20	GND


RS232 0/ICSP:

Pin #	Signal Name
1	NC
2	TX0OUT
3	RX0IN
4	Slide Switch pin 3
5	GND
6	NC
7	Slide Switch pin 4
8	NC
9	NC




RS232 1:

Pin #	Signal Name
1	NC
2	TX1OUT
3	RX1IN
4	NC
5	GND
6	NC
7	NC
8	NC
9	NC




UEXT:

Pin #	Signal Name
1	3.3V
2	GND
3	TXD1
4	Via JMP RS1/UEXT to RXD1
5	SCL0
6	SDA0
7	MISO0
8	MOSI0
9	SCK0
10	SSEL0




PWR JACK:

Pin #	Signal Name
1	Power Input
2	GND




BAT:

Pin #	Signal Name
1	to 3.3V
2	GND




SD/MMC:




Pin #	Signal Name	Pin #	Signal Name
1	SSEL1	2	MOSI1
3	GND	4	+3.3V
5	SCK1	6	GND
7	MISO1	8	PULL-UP
9	PULL-UP	10	P1.24
11	Via R23 to GND	12	Via R22 to GND
13	P1.25	14	PULL-DOWN
15	PULL-DOWN		

USB:

Pin #	Signal Name
1	+5V_USB
2	USB_D-
3	USB_D+
4	GND



EXT:



I2C

The I2C-bus is bidirectional, for inter-IC control using only two wires: a serial clock line (SCL), and a serial data line (SDA). Each device is recognized by a unique address and can operate as either a receiver-only device. Transmitters and/or receivers can operate in either master or slave mode, depending on whether the chip has to initiate a data transfer or is only addressed. The I²C-bus is a multi-master bus, it can be controlled by more than one bus master connected to it.

The I2C-bus implemented in LPC2148 supports bit rates up to 400 kbit/s (Fast I²C-bus).

Features:

- Compliant with standard I²C-bus interface.
- Easy to configure as master, slave, or master/slave.
- Programmable clocks allow versatile rate control.
- Bidirectional data transfer between masters and slaves.
- Multi-master bus (no central master).
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus.
- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus
- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer.
- The I²C-bus can be used for test and diagnostic purposes.


SPI

The SPI is a full duplex serial interface, designed to handle multiple masters and slaves connected to a given bus. Only a single master and a single slave can communicate on the interface during a given data transfer. During a data transfer the master always sends a byte of data to the slave, and the slave always sends a byte of data to the master.

Features:

- Compliant with SPI specification.
- Synchronous, Serial, Full Duplex, Communication.
- Combined SPI master and slave.
- Maximum data bit rate of one eighth of the input clock rate.

MECHANICAL DIMENSIONS



AVAILABLE DEMO SOFTWARE

- [USB mouse demo](#) for EW-ARM 5.40
- [board peripherals demo code](#) for EW-ARM 4.42
- [RF link with MOD-NRF24LR](#)
- OpenSource [USB stack for LPC](#)
- [BLINK-LED](#) project with GCC+OpenOCD+Eclipse
- [OpenOCD + Eclipse set of projects 1.00](#) include flash write make file for LPC-P2148.

ORDER CODE

LPC-P2148 - assembled and tested (no kit, no soldering required)

How to order?

You can order to us directly or by any of our distributors.

Check our web www.olimex.com/dev for more info.

Revision history:

REV. D - create November 2009

Disclaimer:

© 2010 Olimex Ltd. All rights reserved. Olimex®, logo and combinations thereof, are registered trademarks of Olimex Ltd. Other terms and product names may be trademarks of others.

The information in this document is provided in connection with Olimex products. No license, express or implied or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Olimex products.

Neither the whole nor any part of the information contained in or the product described in this document may be adapted or reproduced in any material from except with the prior written permission of the copyright holder.

The product described in this document is subject to continuous development and improvements. All particulars of the product and its use contained in this document are given by OLIMEX in good faith. However all warranties implied or expressed including but not limited to implied warranties of merchantability or fitness for purpose are excluded.

This document is intended only to assist the reader in the use of the product. OLIMEX Ltd. shall not be liable for any loss or damage arising from the use of any information in this document or any error or omission in such information or any incorrect use of the product.