ST10

FAMILY PROGRAMMING MANUAL



Ref: ST10FPM

TABLE OF	CONTENTS	Page
1	INTRODUCTION	3
2	STANDARD INSTRUCTION SET	4
2.1	ADDRESSING MODES	4
2.1.1 2.1.2 2.1.3 2.1.4 2.1.5 2.1.6	Short adressing modes Long addressing mode DPP override mechanism Indirect addressing modes Constants Branch target addressing modes	4 5 6 7 7
2.2	INSTRUCTION EXECUTION TIMES	8
2.2.1 2.2.2 2.2.3	Definition of measurement units Minimum state times Additional state times	9 10 10
2.3	INSTRUCTION SET SUMMARY	13
2.4	INSTRUCTION SET ORDERED BY FUNCTIONAL GROUP	15
2.5	INSTRUCTION SET ORDERED BY OPCODES	26
2.6	INSTRUCTION CONVENTIONS	34
2.6.1 2.6.2 2.6.3 2.6.4 2.6.5 2.6.6 2.6.7 2.6.8	Instruction name	34 34 35 35 35 36 37
2.7	ATOMIC AND EXTENDED INSTRUCTIONS	38
2.8	INSTRUCTION DESCRIPTIONS	39
3	MAC INSTRUCTION SET	123
3.1	ADDRESSING MODES	123
3.2	MAC INSTRUCTION EXECUTION TIME	124
3.3	MAC INSTRUCTION SET SUMMARY	124
3.4	MAC INSTRUCTION CONVENTIONS	126
3.4.1 3.4.2 3.4.3 3.4.4 3.4.5 3.4.6 3.4.6 3.4.7 3.4.8	Operands Operations Abbreviations Data addressing Modes Instruction format Flag states Repeated instruction syntax Shift value	126 126 126 126 127 127 127 127
3.5	MAC INSTRUCTION DESCRIPTIONS	127
4	REVISION HISTORY	170
A7/		1/172



1 - INTRODUCTION

This programming manual details the instruction set for the ST10 family of products. The manual is arranged in two sections. Section 1 details the standard instruction set and includes all of the basic instructions.

Section 2 details the extension to the instruction set provided by the MAC. The MAC instructions are only available to devices containing the MAC, refer to the datasheet for device-specific information.

In the standard instruction set, addressing modes, instruction execution times, minimum state times and the causes of additional state times are defined. Cross reference tables of instruction mnemonics, hexadecimal opcode, address modes and number of bytes, are provided for the optimization of instruction sequences.

Instruction set tables ordered by functional group, can be used to identify the best instruction for a given application. Instruction set tables ordered by hexadecimal opcode can be used to identify specific instructions when reading executable code i.e. during the de-bugging phase. Finally, each instruction is described individually on a page of standard format, using the conventions defined in this manual. For ease of use, the instructions are listed alphabetically.

The MAC instruction set is divided into its 5 functional groups: Multiply and Multiply-Accumulate, 32-Bit Arithmetic, Shift, Compare and Transfer Instructions. Two new addressing modes supply the MAC with up to 2 new operands per instruction.

Cross reference tables of MAC instruction mnemonics by address mode, and MAC instruction mnemonic by functional code can be used for quick reference.

As for the standard instruction set, each instruction has been described individually in a standard format according to defined conventions. For convenience, the instructions are described in alphabetical order.

2 - STANDARD INSTRUCTION SET

2.1 - Addressing Modes

2.1.1 - Short adressing modes

The ST10 family of devices use several powerful addressing modes for access to word, byte and bit data. This section describes short, long and indirect address modes, constants and branch target addressing modes. Short addressing modes use an implicit base offset address to specify the 24-bit physical address. Short addressing modes give access to the GPR, SFR or bit-addressable memory spacePhysicalAddress = BaseAddress + Δ x ShortAddress.

Note: $\Delta = 1$ for byte GPRs, $\Delta = 2$ for word GPRs (see Table 1).

Rw, Rb

Specifies direct access to any GPR in the currently active context (register bank). Both 'Rw' and 'Rb' require four bits in the instruction format. The base address of the current register bank is determined by the content of register CP. 'Rw' specifies a 4-bit word GPR address relative to the base address (CP), while 'Rb' specifies a 4 bit byte GPR address relative to the base address (CP).

reg

Specifies direct access to any (E)SFR or GPR in the currently active context (register bank). 'reg' requires eight bits in the instruction format. Short 'reg' addresses from 00h to EFh always specify (E)SFRs. In this case, the factor ' Δ ' equals 2 and the base address is 00'F000h for the standard SFR area, or 00'FE00h for the extended ESFR area. 'reg' accesses to the ESFR area require a preceding EXT*R instruction to switch the base address. Depending on the opcode of an instruction, either the total word (for word operations), or

Table 1 : Short addressing mode summary

the low byte (for byte operations) of an SFR can be addressed via 'reg'. Note that the high byte of an SFR cannot be accessed by the 'reg' addressing mode. Short 'reg' addresses from F0h to FFh always specify GPRs. In this case, only the lower four bits of 'reg' are significant for physical address generation, therefore it can be regarded as identical to the address generation described for the 'Rb' and 'Rw' addressing modes.

bitoff

Specifies direct access to any word in the bit-addressable memory space. bitoff' requires eight bits in the instruction format. Depending on the specified 'bitoff' range, different base addresses are used to generate physical addresses: Short 'bitoff' addresses from 00h to 7Fh use 00'FD00h as a base address, therefore they specify the 128 highest internal RAM word locations (00'FD00h to 00'FDFEh).Short 'bitoff' addresses from 80h to EFh use 00'FF00h as a base address to specify the highest internal SFR word locations (00'FF00h to 00'FFDEh) or use 00'F100h as a base address to specify the highest internal ESFR word locations (00'F100h to 00'F1DEh). 'bitoff' accesses to the ESFR area require a preceding EXT*R instruction to switch the base address. For short 'bitoff' addresses from F0h to FFh, only the lowest four bits and the contents of the CP register are used to generate the physical address of the selected word GPR.

bitaddr

Any bit address is specified by a word address within the bit-addressable memory space (see 'bitoff'), and by a bit position ('bitpos') within that word. Thus, 'bitaddr' requires twelve bits in the instruction format.

Mnemo	Phys	ical Address	Short /	Address Range		Scope of Access
Rw	(CP)	+ 2*Rw	Rw	= 015	GPRs	(Word) 16 values
Rb	(CP)	+ 1*Rb	Rb	= 015	GPRs	(Byte) 16 values
reg	00'FE00h 00'F000h (CP) (CP)	+ 2*reg + 2*reg + 2*(reg^0Fh) + 1*(reg^0Fh)	reg reg reg reg	= 00hEFh = 00hEFh = F0hFFh = F0hFFh	SFRs ESFRs GPRs GPRs	(Word, Low byte) (Word, Low byte) (Word) 16 values (Bytes) 16 values
bitoff	00'FD00h 00'FF00h (CP)	+ 2*bitoff + 2*(bitoff^FFh) + 2*(bitoff^0Fh)	bitoff bitoff bitoff	= 00h7Fh = 80hEFh = F0hFFh	RAM SFR GPR	Bit word offset 128 values Bit word offset 128 values Bit word offset 16 values
bitaddr	Word offset as with bitoff Immediate bit position		bitoff bitpos	= 00hFFh = 015	Any single	e bit

2.1.2 - Long addressing mode


Long addressing mode uses one of the four DPP registers to specify a physical 18-bit or 24-bit address. Any word or byte data within the entire address space can be accessed in this mode. All devices support an override mechanism for the DPP addressing scheme (see section 2.1.3 - DPP override mechanism).

Long addresses (16-bit) are treated in two parts. Bits 13...0 specify a 14-bit data page offset, and bits 15...14 specify the Data Page Pointer (1 of 4). The DPP is used to generate the physical 24-bit address (see Figure 1).

Figure 1	: Interpretation of	a 16-bit long address
----------	---------------------	-----------------------

All ST10 devices support an address space of up to 16MByte, so only the lower ten bits of the selected DPP register content are concatenated with the 14-bit data page offset to build the physical address.

Note: Word accesses on odd byte addresses are not executed, but rather trigger a hardware trap. After reset, the DPP registers are initialized so that all long addresses are directly mapped onto the identical physical addresses, within segment 0.



The long addressing mode is referred to by the mnemonic "mem".

Table 2 : Summary of long address modes

Mnemo		Physical Address	Long Address Range	Scope of Access
mem	(DPP0)	mem^3FFFh	0000h3FFFh	Any Word or Byte
	(DPP1)	mem^3FFFh	4000h7FFFh	
	(DPP2)	mem^3FFFh	8000hBFFFh	
	(DPP3)	mem^3FFFh	C000hFFFFh	
mem	pag	mem^3FFFh	0000hFFFFh (14-bit)	Any Word or Byte
mem	seg	mem	0000hFFFFh (16-bit)	Any Word or Byte

2.1.3 - DPP override mechanism

The DPP override mechanism temporarily bypasses the DPP addressing scheme. The EXTP(R) and EXTS(R) instructions override this addressing mechanism. Instruction EXTP(R) replaces the content of the respective DPP register, while instruction EXTS(R) concatenates the complete 16-bit long address with the specified segment base address. The overriding page or segment may be specified directly as a constant (#pag, #seg) or by a word GPR (Rw) (see Figure 2).

2.1.4 - Indirect addressing modes

Indirect addressing modes can be considered as a combination of short and long addressing modes. In this mode, long 16-bit addresses are specified indirectly by the contents of a word GPR, which is specified directly by a short 4-bit address ('Rw'=0 to 15). Some indirect addressing modes add a constant value to the GPR contents before the long 16-bit address is calculated. Other indirect addressing modes allow decrementing or incrementing of the indirect address pointers (GPR content) by 2 or 1 (referring to words or bytes).

In each case, one of the four DPP registers is used to specify the physical 18-bit or 24-bit addresses. Any word or byte data within the entire memory space can be addressed indirectly. Note that EXTP(R) and EXTS(R) instructions override the DPP mechanism.

Instructions using the lowest four word GPRs (R3...R0) as indirect address pointers are specified by short 2-bit addresses.

way that all indirect long addresses are directly mapped onto the identical physical addresses.
 Physical addresses are generated from indirect address pointers by the following algorithm:

1. Calculate the physical address of the word GPR which is used as indirect address pointer, by using the specified short address ('Rw') and the current register bank base address (CP).

Word accesses on odd byte addresses are not executed, but rather trigger a hardware trap.

After reset, the DPP registers are initialized in a

GPRAddress = (CP) + 2 x ShortAddress

2. Pre-decremented indirect address pointers ('-Rw') are decremented by a data-type-dependent value ($\Delta = 1$ for byte operations, $\Delta = 2$ for word operations), before the long 16-bit address is generated:

 $(GPRAddress) = (GPRAddress) - \Delta [optional step!]$ 3. Calculate the long 16-bit (Rw + #data16 if selected) address by adding a constant value (if selected) to the content of the indirect address pointer:

Long Address = (GPR Address) + Constant

4. Calculate the physical 18-bit or 24-bit address using the resulting long address and the corresponding DPP register content (see long 'mem' addressing modes).

Physical Address = (DPPi) + Long Address^3FFh 5. Post-Incremented indirect address pointers ('Rw+') are incremented by a data-type-dependent value (Δ = 1 for byte operations, Δ = 2 for word operations):

(GPR Address) = (GPR Address) + Δ [optional step!]




Figure 2 : Overriding the DPP mechanism

The following indirect addressing modes are provided:

Table 3 : Table of indirect address modes

Mnemonic	Notes	
[Rw]	Most instructions accept any GPR (R15R0) as indirect address pointer. Some instructions, however, only accept the lower four GPRs (R3R0).	
[Rw+]	The specified indirect address pointer is automatically incremented by 2 or 1 (for word or byte data operations) after the access.	
[-Rw]	The specified indirect address pointer is automatically decremented by 2 or 1 (for word or byte data operations) before the access.	
[Rw+#data ₁₆]	A 16-bit constant and the contents of the indirect address pointer are added before the long 16-bit address is calcu- lated.	

2.1.5 - Constants

57

The ST10 Family instruction set supports the use of wordwide or bytewide immediate constants.

For optimum utilization of the available code storage, these constants are represented in the instruction formats by either 3, 4, 8 or 16 bits.

Therefore, short constants are always zero-extended, while long constants can be trun-

Table 5 : Branch target address summary

cated to match the data format required for the operation:

 Table 4 : Table of constants

Mnemonic	Word operation	Byte operation
#data ₃	0000 _h + data ₃	00 _h + data ₃
#data ₄	0000 _h + data ₄	00 _h + data ₄
#data ₈	0000 _h + data ₈	data ₈
#data ₁₆	data ₁₆	data ₁₆ ^ FF _h
#mask	0000 _h + mask	mask

Note: Immediate constants are always signified by a leading number sign "#".

2.1.6 - Branch target addressing modes

Jump and Call instructions use different addressing modes to specify the target address and segment.

Relative, absolute and indirect modes can be used to update the Instruction Pointer register (IP), while the Code Segment Pointer register (CSP) can only be updated with an absolute value.

A special mode is provided to address the interrupt and trap jump vector table situated in the lowest portion of code segment 0.

Mnemonic		Target Address	Target Segment	Valio	d Address Range
caddr	(IP)	= caddr	-	caddr	= 0000hFFFEh
rel	(IP)	= (IP) + 2*rel	-	rel	= 00h7Fh
	(IP)	= (IP) + 2*(~rel+1)	-	rel	= 80hFFh
[Rw]	(IP)	$= ((CP) + 2^*Rw)$	-	Rw	= 015
seg	-		(CSP) = seg	seg	= 0255
#trap ₇	(IP)	= 0000h + 4*trap ₇	(CSP) = 0000h	trap ₇	= 00h7Fh

caddr

Specifies an absolute 16-bit code address within the current segment. Branches MAY NOT be taken to odd code addresses.

Therefore, the least significant bit of 'caddr' must always contain a '0', otherwise a hardware trap would occur.

rel

Represents an 8-bit signed word offset address relative to the current Instruction Pointer contents which points to the instruction after the branch instruction.

Depending on the offset address range, either forward ('rel'= 00h to 7Fh) or backward ('rel'= 80h to FFh) branches are possible.

The branch instruction itself is repeatedly executed, when 'rel' = '-1' (FF_h) for a word-sized branch instruction, or 'rel' = '-2' (FEh) for a double-word-sized branch instruction.

[Rw]

The 16-bit branch target instruction address is determined indirectly by the content of a word GPR. In contrast to indirect data addresses, indirectly specified code addresses are NOT calculated by additional pointer registers (e.g. DPP registers).

Branches MAY NOT be taken to odd code addresses. Therefore, to prevent a hardware trap, the least significant bit of the address pointer GPR must always contain a '0.

seg

Specifies an absolute code segment number. All devices support 256 different code segments, so only the eight lower bits of the 'seg' operand value are used for updating the CSP register.

#trap₇

Specifies a particular interrupt or trap number for branching to the corresponding interrupt or trap service routine by a jump vector table.

Trap numbers from 00h to 7Fh can be specified, which allows access to any double word code location within the address range 00'0000h...00'01FCh in code segment 0 (i.e. the interrupt jump vector table). For further information on the relation between trap numbers and interrupt or trap sources, refer to the device user manual section on "Interrupt and Trap Functions".

2.2 - Instruction execution times

The instruction execution time depends on where the instruction is fetched from, and where the operands are read from or written to.

The fastest processing mode is to execute a program fetched from the internal ROM. In this case most of the instructions can be processed in just one machine cycle.

All external memory accesses are performed by the on-chip External Bus Controller (EBC) which works in parallel with the CPU.

Instructions from external memory cannot be processed as fast as instructions from the internal ROM, because it is necessary to perform data transfers sequentially via the external interface.

In contrast to internal ROM program execution, the time required to process an external program additionally depends on the length of the instructions and operands, on the selected bus mode, and on the duration of an external memory cycle.

Processing a program from the internal RAM space is not as fast as execution from the internal ROM area, but it is flexible (i.e. for loading temporary programs into the internal RAM via the chip's serial interface, or end-of-line programming via the bootstrap loader).

The following description evaluates the minimum and maximum program execution times. which is sufficient for most requirements. For an exact determination of the instructions' state times, the facilities provided by simulators or emulators should be used.

This section defines measurement units, summarizes the minimum (standard) state times of the 16-bit microcontroller instructions, and describes the exceptions from the standard timing.

47/

2.2.1 - Definition of measurement units

The following measurement units are used to define instruction processing times:

- [f_{CPU}]: CPU operating frequency (may vary from 1MHz to 80MHz).
- [State]: One state time is specified by one CPU clock period. Therefore, one State is used as the basic time unit, because it represents the shortest period of time which has to be considered for instruction timing evaluations.

1 [State]=
$$1/f_{CPU}[s]$$
; for f_{CPU} = variable= 50[ns]; for f_{CPU} = 20MHz

[ACT]: ALE (Address Latch Enable) Cycle Time specifies the time required to perform one external memory access. One ALE Cycle Time consists of either two (for demultiplexed external bus modes) or three (for multiplexed external bus modes) state times plus a number of state times, which is determined by the number of waitstates programmed in the MCTC (Memory Cycle Time Control) and MTTC (Memory Tristate Time Control) bit fields of the SYSCON/BUSCONx registers.

For demultiplexed external bus modes:

1*ACT =
$$(2 + (15 - MCTC) + (1 - MTTC)) * States$$

= 100 n... 900 ns ; for f_{CPU} = 20MHz

For multiplexed external bus modes:

1*ACT = (3 + (15 - MCTC) + (1 - MTTC)) * States= 150ns ... 950ns ; for $f_{CPU} = 20MHz$

 T_{tot} The total time (T_{tot}) taken to process a particular part of a program can be calculated by the sum of the single instruction processing times (T_{In}) of the considered instructions plus an offset value of 6 state times which takes into account the solitary filling of the pipeline:

 $T_{tot} = T_{11} + T_{12} + ... + T_{1n} + 6 \cdot States$

 T_{ln} The time (T_{ln}) taken to process a single instruction, consists of a minimum number (T_{lmin}) plus an additional number (T_{ladd}) of instruction state times and/or ALE Cycle Times:

 $T_{In} = T_{Imin} + T_{Iadd}$

2.2.2 - Minimum state times

The table below shows the minimum number of state times required to process an instruction fetched from the internal ROM (T_{Imin} (ROM)). This table can also be used to calculate the minimum number of state times for instructions fetched from the internal RAM (T_{Imin} (RAM)), or ALE Cycle Times for instructions fetched from the external memory (T_{Imin} (ext)).

Most of the 16-bit microcontroller instructions (except some branch, multiplication, division and a special move instructions) require a minimum of two state times. For internal ROM program execution, execution time has no dependence on instruction length, except for some special branch situations.

To evaluate the execution time for the injected target instruction of a cache jump instruction, it can be considered as if it was executed from the internal ROM, regardless of which memory area the rest of the current program is really fetched from.

For some of the branch instructions the table below represents both the standard number of state times (i.e. the corresponding branch is taken) and an additional $T_{\rm Imin}$ value in parentheses, which refers to the case where, either the branch condition is not met, or a cache jump is taken.

Instruction	⁷ Imin (ROM) [States]		7 _{lmin} (ROM) (20MHz CPU clk)	
CALLI, CALLA	4	(2)	200	(100)
CALLS, CALLR, PCALL	4		200	
JB, JBC, JNB, JNBS	4	(2)	200	(100)
JMPS	4		200	
JMPA, JMPI, JMPR	4	(2)	200	(100)
MUL, MULU	10		500	
DIV, DIVL, DIVU, DIVLU	20		1000	
MOV[B] Rn, [Rm + #data ₁₆]	4		200	
RET, RETI, RETP, RETS	4		200	
TRAP	4		200	
All other instructions	2		100	

 Table 6 : Minimum instruction state times [Unit = ns]

Instructions executed from the internal RAM require the same minimum time as they would if

they were fetched from the internal ROM, plus an instruction-length dependent number of state times, as follows:

- For 2-byte instructions: $T_{Imin}(RAM) = T_{Imin}(ROM) + 4 * States$
- For 4-byte instructions: $T_{\text{Imin}}(\text{RAM}) = T_{\text{Imin}}(\text{ROM}) + 6 \cdot \text{States}$

Unlike internal ROM program execution, the minimum time $T_{\text{Imin}}(\text{ext})$ to process an external instruction also depends on instruction length. $T_{\text{Imin}}(\text{ext})$ is either 1 ALE Cycle Time for most of the 2-byte instructions, or 2 ALE Cycle Times for most of the 4-byte instructions.

The following formula represents the minimum execution time of instructions fetched from an external memory via a 16-bit wide data bus:

- For 2-byte instructions:
 T_{Imin}(ext) = 1*ACT + (T_{Imin}(ROM) 2) * States
- For 4-byte instructions: T_{Imin}(ext) = 2*ACTs + (T_{Imin}(ROM) - 2) * States
- Note: For instructions fetched from an external memory via an 8-bit wide data bus, the minimum number of required ALE Cycle Times is twice the number for those of a 16-bit wide bus.

2.2.3 - Additional state times

Some operand accesses can extend the execution time of an instruction T_{In} . Since the additional time T_{ladd} is generally caused by internal instruction pipelining, it may be possible to minimize the effect by rearranging the instruction sequences. Simulators and emulators offer a high level of programmer support for program optimization.

The following operands require additional state times:

Internal ROM operand reads: $T_{ladd} = 2 * States$ Both byte and word operand reads always require 2 additional state times.

Internal RAM operand reads via indirect addressing modes: $T_{ladd} = 0$ or 1 * State

Reading a GPR or any other directly addressed operand within the internal RAM space does NOT cause additional state time. However, reading an indirectly addressed internal RAM operand will extend the processing time by 1 state time, if the preceding instruction auto-increments or auto-decrements a GPR, as shown in the following example:

In this case, the additional time can be avoided by putting another suitable instruction before the instruction I_{n+1} indirectly reading the internal RAM.

Internal SFR operand reads: $T_{ladd} = 0, 1 \cdot \text{State or } 2 \cdot \text{States}$ SFR read accesses do NOT usually require additional processing time. In some rare cases, however, either one or two additional state times will be caused by particular SFR operations:

 Reading an SFR immediately after an instruction, which writes to the internal SFR space, as shown in the following example:

In	: MOV	T0, #1000h	; write to Timer O
I _{n+1}	: ADD	R3, T1	; read from Timer 1: T _{Iadd} = 1 * State

 Reading the PSW register immediately after an instruction which implicitly updates the flags as shown in the following example:

In	: ADD	R0, #1000h	; implicit modification of PSW flags
I _{n+1}	: BAND	С, Z	; read from PSW: T _{ladd} = 2 _* States

 Implicitly incrementing or decrementing the SP register immediately after an instruction which explicitly writes to the SP register, as shown in the following example:

In	: MOV SP, #0FB00h	; explicit update of the stack pointer
I _{n+1}	: SCXT R1, #1000h	; implicit decrement of the stack pointer:
		; T _{Iadd} = 2 * States

In each of these above cases, the extra state times can be avoided by putting other suitable instructions before the instruction I_{n+1} reading the SFR.

External operand reads: T_{ladd} = 1 * ACT

Any external operand reading via a 16-bit wide data bus requires one additional ALE Cycle Time. Reading word operands via an 8-bit wide data bus takes twice as much time (2 ALE Cycle Times) as the reading of byte operands.

External operand writes: T_{ladd} = 0 * State ... 1 * ACT

Writing an external operand via a 16-bit wide data bus takes one additional ALE Cycle Time. For timing calculation of the external program parts, this extra time must always be considered. The value of T_{ladd} which must be considered for timing evaluations of internal program parts, may fluctuate between 0 state times and 1 ALE Cycle Time. This is because external writes are normally performed in parallel to other CPU operations. Thus, T_{ladd} could already have been considered in the standard processing time of another instruction. Writing a word operand via an 8-bit wide data bus requires twice as much time (2 ALE Cycle Times) as the writing of a byte operand.



Jumps into the internal ROM space: $T_{ladd} = 0$ or 2 * States The minimum time of 4 state times for standard jumps into the internal ROM space will be extended by 2 additional state times, if the branch target instruction is a double word instruction at a non-aligned double word location (xxx2h, xxx6h, xxxAh, xxxEh), as shown in the following example:

```
label
                               ; any non-aligned double word instruction
        : ....
                               ; (e.g. at location OFFEh)
. . . .
       : . . . .
       : JMPA cc UC, label
                             ; if a standard branch is taken:
In+1
                               ; T_{Iadd} = 2 * States (T_{In} = 6 * States)
```

A cache jump, which normally requires just 2 state times, will be extended by 2 additional state times, if both the cached jump target instruction and the following instruction are non-aligned double word instructions, as shown in the following example:

label	:	; any non-aligned double word instruction
		; (e.g. at location 12FAh)
I _{n+1}	:	; any non-aligned double word instruction
		; (e.g. at location 12FEh)
In+2	: JMPR cc_UC, label	; provided that a cache jump is taken:
		; $T_{Iadd} = 2 * States (T_{In} = 4 * States)$

If necessary, these extra state times can be avoided by allocating double word jump target instructions to aligned double word addresses (xxx0h, xxx4h, xxx8h, xxxCh).

Testing Branch Conditions: T_{ladd} = 0 or 1 * States

NO extra time is usually required for a conditional branch instructions to decide whether a branch condition is met or not. However, an additional state time is required if the preceding instruction writes to the PSW register, as shown in the following example:

In	:	BSET	USR0		;	; implicit modification of PSW flags	
I _{n+1}	:	JMPR	cc_Z,	label	;	; test condition flag in PSW: T _{Iadd} = 1 * State	9

In this case, the extra state time can be intercepted by putting another suitable instruction before the conditional branch instruction.

2.3 - Instruction set summary

The following table lists the instruction mnemonic by hex-code with operand.

Table I		Instru				mo	nic	IJУ	IIE,	x-U	Jue	· VV	iui v	she	Ian	u																
0x	ADD	е Х	ADDC	SUB	;	шм	SUBC	CMP	W.	E	XOR	AND	:	мш	OR	CMP11	Rw #d.		CMPD2	CMPD1	Rw#d4	*	CMPD2	MOVBZ	Rw Rw	Ē		MOVBS	MOV	ata4	MOV	ata ₄
x1	ADDB	Rw _n , Rw _m	ADDCB	SUBB		השח, השח	SUBCB	CMPB	RwRw		XORB	ANDB		דש _ח , דש _ח	ORB	NEG	Rw.		CPLB	NEGB	Rw.	-	CPLB	I		ATOMIC/EXTR	#data ₂		MOVB	Rw _n , #data₄	MOVB	Rw _n , #data₄
x2	ADD	MEM	ADDC	SUB		VIEIVI	SUBC	CMP	MEM		XOR	AND		VIEIVI	OR	CMPI	Rw. MEM		CMPD2	CMPD1	Rw MEM		CMPD2	MOVBZ	REG. MEM			MOVBS	PCALL	REG, CADDR	MOV	MEM
x3	ADDB	REG, MEM	ADDCB	SUBB			SUBCB	CMPB	REG MEM	YE G.	XORB	ANDB		KEG, MEM	ORB	CoXXX	Rw _n , [Rw _m ⊗]	CoXXX	[IDXI⊗], [Rw _m ⊗]	CoXXX	Rw _n , Rw _m	CoSTORE	Rw _n , CoREG	CoSTORE	[Rw _n ®], CoREG	CoMOV	[IDXI⊗], [Rw _m ⊗]		I		MOVB	REG, MEM
x4	ADD	MEM, REG	ADDC	SUB		MEM, REG	SUBC	I	MEM REG		XOR	AND		MEM, REG	NO	MOV	[Rw _n], MEM	MOV	MEM, [Rw _n]	MOVB	[Rw _n], MEM	MOVB	[Rw _m + #d ₁₆], Rw _n	MOV	Rw _n , [Rw _m + #d ₁₆]	NOM	[Rw _m + #d ₁₆], Rw _n		MOVB	Rw _n , [Rw _m + #d ₁₆]	MOVB	[Rw _m + #d ₁₆], Rw _n
x5	ADDB	ME	ADDCB	SUBB			SUBCB	I	MF		XORB	ANDB		M	ORB		I		I	DISWDT		EINIT		MOVBZ	MEM. REG.			MOVBS	I		I	
x6	ADD	data ₁₆	ADDC	SUB	-1	Jala16	SUBC	CMP	Jata	91000	XOR	AND		uata ₁₆	OR	CMP11	Rw#dae		CMP12	CMPD1	Rw#d.e	0	CMPD2	SCXT	REG, #d ₁₆	SCXT	REG, MEM		MOV	ata# ₁₆	MOV	REG
х7	ADDB	REG, #data ₁₆	ADDCB	SUBB		* 9 4	SUBCB	CMPB	RFG, #data.		XORB	ANDB		REG, #uala ₁₆	ORB	IDLE		PWRDN		SRVWDT		SRST		I		EXTP(R)/	EXTS(R)	#pag, #data2	MOVB	REG, Data# ₁₆	MOVB	MEM, REG
x8	ADD	[Rw _i] Rw _i +] data	ADDC	SUB	[Rwi]	data ₃	SUBC	CMP	[Rw;] Rw:+]	data ₃	XOR	AND	[Rwi]	≺w _i +j data ₃	S	MOV	, Rw _n	MOV	kw _m +]	MOV	Rw _m	MOV	Rwn	MOV	[Rw _m]	MOV			MOV	Rw _m +]	I	
6x	ADDB	Rw _n , [Rw _i] Rw _n , [Rw _i +] Rw #data_	ADDCB ADDC	SUBB	Rw _n , [Rw _i]	רא _n , וראיד Rw _n , #data ₃	SUBCB	CMPB	Rw _n , [Rw _i] Rw [Rw.+]	Rw _n , #data ₃	XORB	ANDB	Rw _n , [Rw _i]	кw _n , [кw _i +] Rw _n , #data ₃	ORB	MOVB	[-Rw _m], Rw _n	MOVB MOV	Rw _n , [Rw _m +]	MOVB MOV	[Rw _n], Rw _m	MOVB	[Rw _m], Rw _n	MOVB	[Rw _n], [Rw _m]	MOVB		[Rw _{n+}], [Rw _m]	MOVB	[Rw _n], [Rw _m +]	I	
хA	BFLDL	BITOFF, MASK, #data ₃	BFLDH	BCMP	BITadd, BITadd	BMOVN	BITadd, BITadd	BMOV	BITadd, BITadd	BOR	BITadd, BITadd	BAND	BITadd, BITadd	BXOR	BITadd, BITadd	JB	RITadd RFI		JNB	JBC	BITadd BITadd	6000 I	JNBS	CALLA	CC, CADDR	CALLS		SEG, CADDDR	JMPA	CC, CADDR	SAML	SEG, CADDR
хВ	MUL	Rw _n , Rw _m	MULU	PRIOR	Rw _n , Rw _m		I	DIV	Rw _n	DIVU	Rw_{n}	DIVL	Rwn	DIVLU	Rw _n	-		TRAP	#trap	CALLI	cc, [Rw _n]	CALLR	REL	RET		RETS			RETP	REG		RETI
×C	ROL	RWn, RWm ROL	Rw _n , #d₄	ROR	Rw _n , Rw _m F	ROR	Rw _n , #d₄	SHL	Rw _n , Rw _m	SHL	${\sf Rw}_{\sf n}, {\#d}_4$	SHR	Rw _n , Rw _m	SHR	Rw _n , #d₄	I		JMPI	cc, [Rw _n]	ASHR	Rw _n , Rw _m	ASHR	Rw _n , #d ₄	NOP		EXTP(R)/	EXTS(R)	Rw _m , #d ₂	PUSH	REG)	РОР
хD								•						JM	PR o	cc, re	el			-		<u>.</u>		<u>.</u>					<u>.</u>			
Ř														BCLR	BIT	add	rQ.q															
хF														BSET	BIT	add	rQ.q															
High Low	0×0	5	1x		2X	3х		~	**	5x	5		6X	7×	4	å	Xo		9X	, v	ž	à	ň	ζ	CX		Ď		Ĵ	ĭ	ΕX	-

Table 7 : Instruction mnemonic by hex-code with operand

A7/

13/172

Table 8 lists the instructions by their mnemonic and identifies the addressing modes that may be used with a specific instruction and the instruction length, depending on the selected addressing mode (in bytes).

Mnemonic	Addressing Modes	Bytes	Mnemonic	Addressing Modes	Bytes
ADD[B]	Rw _n ¹ , Rw _m ¹	2	CPL[B]	Rwn ¹	2
ADDC[B]	Rw _n ¹ , [Rw _i]	2	NEG[B]		
AND[B]	Rw _n ¹ , [Rw _i +]	2	DIV	Rw _n	2
OR[B]	Rw_{n}^{1} , #data ₃	2	DIVL		
SUB[B]	reg, #data ₁₆	4	DIVLU		
SUBC[B]	reg, mem	4	DIVU		
XOR[B]	mem, reg	4	MUL	Rw _n , Rw _m	2
ASHR	Rw _n , Rw _m	2	MULU CMPD1/2	Rw _n , #data ₄	2
ROL / ROR	Rw_n , #data ₄	2	CMPI1/2	Rw_n , #data ₁₆	4
SHL / SHR	ntw _n , #data ₄	2	0000 11/2	Rw_n , mem	4
BAND	bitaddr _{Z.z} , bitaddr _{Q.q}	4	CMP[B]	Rw _n , Rw _m ¹	-
BCMP				$[Rw_n, [Rw_i]^1$	2
BMOV				$[Rw_n, [Rw_i]]^1$	2
BMOVN					2
				Rw _n , #data ₃ ¹	
BOR / BXOR				reg, #data ₁₆	4
BCLR	bitaddr _{Q.g} ,	2	CALLA	reg, mem cc, caddr	4
BSET	Q.q,	_	JMPA		
BFLDH	bitoff _Q , #mask ₈ , #data ₈	4	CALLI	cc, [Rw _n]	2
BFLDL			JMPI		
MOV[B]	Rw _n ¹ , Rw _m ¹	2	CALLS	seg, caddr	4
	Rw _n ¹ , #data ₄	2	JMPS		
	Rw _n ¹ , [Rw _m]	2	CALLR	rel	2
	Rw _n ¹ , [Rw _m +]	2	JMPR	cc, rel	2
	[Rw _m], Rw _n ¹	2	JB	bitaddr _{Q.q} , rel	4
	[-Rw _m], Rw _n ¹	2	JBC		
	[Rw _n], [Rw _m]	2	JNB		
	[Rw _n +], [Rw _m]	2	JNBS		
	[Rw _n], [Rw _m +]	2	PCALL	reg, caddr	4
	reg, #data ₁₆	4	POP	reg	2
	$[Rw_{n}, [Rw_{m} + #data_{16}]^{1}$	4	PUSH		
	$[Rw_m + #data_{16}], Rw_n^{-1}$	4	RETP		
	$[Rw_n], mem$	4	SCXT	reg, #data ₁₆	4
	mem, [Rw _n]	4		reg, mem	4
	reg, mem	4	PRIOR	Rw _n , Rw _m	2
	mem, reg	4			

Table 8 : Mnemonic vs address mode & number of bytes

Mnemonic	Addressing Modes	Bytes	Mnemonic	Addressing Modes	Bytes
MOVBS	Rw _n , Rb _m	2	TRAP	#trap7	2
MOVBZ	reg, mem	4	ATOMIC	#data ₂	2
	mem, reg	4	EXTR		
EXTS	Rw _m , #data ₂	2	EXTP	Rw _m , #data ₂	2
EXTSR	#seg, #data ₂	4	EXTPR	#pag, #data ₂	4
NOP	-	2	SRST/IDLE	-	4
RET			PWRDN		
RETI			SRVWDT		
RETS	=		DISWDT		
			EINIT		

Table 8 : Mnemonic vs address mode & number of bytes (continued)

Note 1. Byte oriented instructions (suffix 'B') use Rb instead of Rw (not with [Rw_i]!).

2.4 - Instruction set ordered by functional group

The minimum number of state times required for instruction execution are given for the following configurations: internal ROM, internal RAM, external memory with a 16-bit demultiplexed and multiplexed bus or an 8-bit demultiplexed and multiplexed bus. These state time figures do not take into account possible wait states on external busses or possible additional state times induced by operand fetches. The following notes apply to this summary:

Data addressing modes

- Rw: Word GPR (R0, R1, ..., R15).
- Rb: Byte GPR (RL0, RH0, ..., RL7, RH7).
- reg: SFR or GPR (in case of a byte operation on an SFR, only the low byte can be accessed via 'reg').
- mem: Direct word or byte memory location.
- [...]: Indirect word or byte memory location. (Any word GPR can be used as indirect address pointer, except for the arithmetic, logical and compare instructions, where only R0 to R3 are allowed).
- bitaddr: Direct bit in the bit-addressable memory area.

- bitoff: Direct word in the bit-addressable memory area.
- #data_x: Immediate constant (the number of significant bits that can be user-specified is given by the appendix "x").
- #mask₈:Immediate 8-bit mask used for bit-field modifications.

Multiply and divide operations

The MDL and MDH registers are implicit source and/or destination operands of the multiply and divide instructions.

Branch target addressing modes

- caddr: Direct 16-bit jump target address (Updates the Instruction Pointer).
- seg: Direct 8-bit segment address (Updates the Code Segment Pointer).
- rel: Signed 8-bit jump target word offset address relative to the Instruction Pointer of the following instruction.
- #trap7: Immediate 7-bit trap or interrupt number.

Extension operations

The EXT* instructions override the standard DPP addressing scheme:

- #pag: Immediate 10-bit page address.
- #seg: Immediate 8-bit segment address.

67/

Branch condition codes

cc: Symbolically specifiable condition codes

-,	, - ,		
cc_UC	Unconditional	cc_NE	Not Equal
cc_Z	Zero	cc_ULT	Unsigned Less Than
cc_NZ	Not Zero	cc_ULE	Unsigned Less Than or Equal
cc_V	Overflow	cc_UGE	Unsigned Greater Than or Equal
cc_NV	No Overflow	cc_UGT	Unsigned Greater Than
cc_N	Negative	cc_SLE	Signed Less Than or Equal
cc_NN	Not Negative	cc_SLT	Signed Less Than
cc_C	Carry	cc_SGE	Signed Greater Than or Equal
cc_NC	No Carry	cc_SGT	Signed Greater Than
cc_EQ	Equal	cc_NET	Not Equal and Not End-of-Table

Table 9 : Arithmetic instructions

Mne	emonic	Description	Int.ROM	Int.RAM	16-bit N-Mux	16-bit Mux	8-bit N-Mux	8-bit Mux	Bytes
ADD	Rw, Rw	Add direct word GPR to direct GPR	2	6	2	3	4	6	2
ADD	Rw, [Rw]	Add indirect word memory to direct GPR	2	6	2	3	4	6	2
ADD	Rw, [Rw+]	Add indirect word memory to direct GPR and post- increment source pointer by 2	2	6	2	3	4	6	2
ADD	Rw, #data ₃	Add immediate word data to direct GPR	2	6	2	3	4	6	2
ADD	reg, #data ₁₆	Add immediate word data to direct register	2	8	4	6	8	12	4
ADD	reg, mem	Add direct word memory to direct register	2	8	4	6	8	12	4
ADD	mem, reg	Add direct word register to direct memory	2	8	4	6	8	12	4
ADDB	Rb, Rb	Add direct byte GPR to direct GPR	2	6	2	3	4	6	2
ADDB	Rb, [Rw]	Add indirect byte memory to direct GPR	2	6	2	3	4	6	2
ADDB	Rb, [Rw+]	Add indirect byte memory to direct GPR and post-increment source pointer by 1	2	6	2	3	4	6	2
ADDB	Rb, #data ₃	Add immediate byte data to direct GPR	2	6	2	3	4	6	2
ADDB	reg, #data ₁₆	Add immediate byte data to direct register	2	8	4	6	8	12	4
ADDB	reg, mem	Add direct byte memory to direct register	2	8	4	6	8	12	4
ADDB	mem, reg	Add direct byte register to direct memory	2	8	4	6	8	12	4
ADDC	Rw, Rw	Add direct word GPR to direct GPR with Carry	2	6	2	3	4	6	2
ADDC	Rw, [Rw]	Add indirect word memory to direct GPR with Carry	2	6	2	3	4	6	2
ADDC	Rw, [Rw+]	Add indirect word memory to direct GPR with Carry and post-increment source pointer by 2	2	6	2	3	4	6	2
ADDC	Rw, #data ₃	Add immediate word data to direct GPR with Carry	2	6	2	3	4	6	2
ADDC	reg, #data ₁₆	Add immediate word data to direct register with Carry	2	8	4	6	8	12	4
ADDC	reg, mem	Add direct word memory to direct register with Carry	2	8	4	6	8	12	4
ADDC	mem, reg	Add direct word register to direct memory with Carry	2	8	4	6	8	12	4

Mn	emonic	Description	Int.ROM	Int.RAM	16-bit N-Mux	16-bit Mux	8-bit N-Mux	8-bit Mux	Bytes
ADDCB	Rb, Rb	Add direct byte GPR to direct GPR with Carry	2	6	2	3	4	6	2
ADDCB	Rb, [Rw]	Add indirect byte memory to direct GPR with Carry	2	6	2	3	4	6	2
ADDCB	Rb, [Rw+]	Add indirect byte memory to direct GPR with Carry and post-increment source pointer by 1	2	6	2	3	4	6	2
ADDCB	Rb, #data ₃	Add immediate byte data to direct GPR with Carry	2	6	2	3	4	6	2
ADDCB	reg, #data ₁₆	Add immediate byte data to direct register with Carry	2	8	4	6	8	12	4
ADDCB	reg, mem	Add direct byte memory to direct register with Carry	2	8	4	6	8	12	4
ADDCB	mem, reg	Add direct byte register to direct memory with Carry	2	8	4	6	8	12	4
CPL	Rw	Complement direct word GPR	2	6	2	3	4	6	2
CPLB	Rb	Complement direct byte GPR	2	6	2	3	4	6	2
DIV	Rw	Signed divide register MDL by direct GPR (16-/16-bit)	20	24	20	21	22	24	2
DIVL	Rw	Signed long divide register MD by direct GPR (32-/16-bit)	20	24	20	21	22	24	2
DIVLU	Rw	Unsigned long divide register MD by direct GPR (32-/16-bit)	20	24	20	21	22	24	2
DIVU	Rw	Unsigned divide register MDL by direct GPR (16-/16-bit)	20	24	20	21	22	24	2
MUL	Rw, Rw	Signed multiply direct GPR by direct GPR (16-16-bit)	10	14	10	11	12	14	2
MULU	Rw, Rw	Unsigned multiply direct GPR by direct GPR (16-16-bit)	10	14	10	11	12	14	2
NEG	Rw	Negate direct word GPR	2	6	2	3	4	6	2
NEGB	Rb	Negate direct byte GPR	2	6	2	3	4	6	2
SUB	Rw, Rw	Subtract direct word GPR from direct GPR	2	6	2	3	4	6	2
SUB	Rw, [Rw]	Subtract indirect word memory from direct GPR	2	6	2	3	4	6	2
SUB	Rw, [Rw+]	Subtract indirect word memory from direct GPR & post-increment source pointer by 2	2	6	2	3	4	6	2
SUB	Rw, #data ₃	Subtract immediate word data from direct GPR	2	6	2	3	4	6	2
SUB	reg, #data ₁₆	Subtract immediate word data from direct register	2	8	4	6	8	12	4
SUB	reg, mem	Subtract direct word memory from direct register	2	8	4	6	8	12	4
SUB	mem, reg	Subtract direct word register from direct memory	2	8	4	6	8	12	4
SUBB	Rb, Rb	Subtract direct byte GPR from direct GPR	2	6	2	3	4	6	2
SUBB	Rb, [Rw]	Subtract indirect byte memory from direct GPR	2	6	2	3	4	6	2
SUBB	Rb, [Rw+]	Subtract indirect byte memory from direct GPR & post-increment source pointer by 1	2	6	2	3	4	6	2
SUBB	Rb, #data ₃	Subtract immediate byte data from direct GPR	2	6	2	3	4	6	2
SUBB	reg, #data ₁₆	Subtract immediate byte data from direct register	2	8	4	6	8	12	4

Table 9 : Arithmetic instructions (continued)



Mne	emonic	Description	Int.ROM	Int.RAM	16-bit N-Mux	16-bit Mux	8-bit N-Mux	8-bit Mux	Bytes
SUBB	reg, mem	Subtract direct byte memory from direct register	2	8	4	6	8	12	4
SUBB	mem, reg	Subtract direct byte register from direct memory	2	8	4	6	8	12	4
SUBC	Rw, Rw	Subtract direct word GPR from direct GPR with Carry	2	6	2	3	4	6	2
SUBC	Rw, [Rw]	Subtract indirect word memory from direct GPR with Carry	2	6	2	3	4	6	2
SUBC	Rw, [Rw+]	Subtract indirect word memory from direct GPR with Carry and post-increment source pointer by 2	2	6	2	3	4	6	2
SUBC	Rw, #data ₃	Subtract immediate word data from direct GPR with Carry	2	6	2	3	4	6	2
SUBC	reg, #data ₁₆	Subtract immediate word data from direct register with Carry	2	8	4	6	8	12	4
SUBC	reg, mem	Subtract direct word memory from direct register with Carry	2	8	4	6	8	12	4
SUBC	mem, reg	Subtract direct word register from direct memory with Carry	2	8	4	6	8	12	4
SUBCB	Rb, Rb	Subtract direct byte GPR from direct GPR with Carry	2	6	2	3	4	6	2
SUBCB	Rb, [Rw]	Subtract indirect byte memory from direct GPR with Carry	2	6	2	3	4	6	2
SUBCB	Rb, [Rw+]	Subtract indirect byte memory from direct GPR with Carry and post-increment source pointer by 1	2	6	2	3	4	6	2
SUBCB	Rb, #data ₃	Subtract immediate byte data from direct GPR with Carry	2	6	2	3	4	6	2
SUBCB	reg, #data ₁₆	Subtract immediate byte data from direct register with Carry	2	8	4	6	8	12	4
SUBCB	reg, mem	Subtract direct byte memory from direct register with Carry	2	8	4	6	8	12	4
SUBCB	mem, reg	Subtract direct byte register from direct memory with Carry	2	8	4	6	8	12	4

Table 9 : Arithmetic instructions (continued)

Table 10 : Logical instructions

	Mnemonic	Description	Int ROM	Int. RAM	16-bit N-Mux	16-bit Mux	8-bit N-Mux	8-bit MUX	Bytes
AND	Rw, Rw	Bitwise AND direct word GPR with direct GPR	2	6	2	3	4	6	2
AND	Rw, [Rw]	Bitwise AND indirect word memory with direct GPR	2	6	2	3	4	6	2
AND	Rw, [Rw+]	Bitwise AND indirect word memory with direct GPR and post-increment source pointer by 2	2	6	2	3	4	6	2
AND	Rw, #data ₃	Bitwise AND immediate word data with direct GPR	2	6	2	3	4	6	2
AND	reg, #data ₁₆	Bitwise AND immediate word data with direct register	2	8	4	6	8	12	4
AND	reg, mem	Bitwise AND direct word memory with direct register	2	8	4	6	8	12	4
AND	mem, reg	Bitwise AND direct word register with direct memory	2	8	4	6	8	12	4
ANDE	B Rb, Rb	Bitwise AND direct byte GPR with direct GPR	2	6	2	3	4	6	2
ANDE	8 Rb, [Rw]	Bitwise AND indirect byte memory with direct GPR	2	6	2	3	4	6	2

M	nemonic	Description	Int ROM	Int. RAM	16-bit N-Mux	16-bit Mux	8-bit N-Mux	8-bit MUX	Bytes
ANDB	Rb, [Rw+]	Bitwise AND indirect byte memory with direct GPR and post-increment source pointer by 1	2	6	2	3	4	6	2
ANDB	Rb, #data ₃	Bitwise AND immediate byte data with direct GPR	2	6	2	3	4	6	2
ANDB	reg, #data ₁₆	Bitwise AND immediate byte data with direct register	2	8	4	6	8	12	4
ANDB	reg, mem	Bitwise AND direct byte memory with direct register	2	8	4	6	8	12	4
ANDB	mem, reg	Bitwise AND direct byte register with direct memory	2	8	4	6	8	12	4
OR	Rw, Rw	Bitwise OR direct word GPR with direct GPR	2	6	2	3	4	6	2
OR	Rw, [Rw]	Bitwise OR indirect word memory with direct GPR	2	6	2	3	4	6	2
OR	Rw, [Rw+]	Bitwise OR indirect word memory with direct GPR and post-increment source pointer by 2	2	6	2	3	4	6	2
OR	Rw, #data ₃	Bitwise OR immediate word data with direct GPR	2	6	2	3	4	6	2
OR	reg, #data ₁₆	Bitwise OR immediate word data with direct register	2	8	4	6	8	12	4
OR	reg, mem	Bitwise OR direct word memory with direct register	2	8	4	6	8	12	4
OR	mem, reg	Bitwise OR direct word register with direct memory	2	8	4	6	8	12	4
ORB	Rb, Rb	Bitwise OR direct byte GPR with direct GPR	2	6	2	3	4	6	2
ORB	Rb, [Rw]	Bitwise OR indirect byte memory with direct GPR	2	6	2	3	4	6	2
ORB	Rb, [Rw+]	Bitwise OR indirect byte memory with direct GPR and post-increment source pointer by 1	2	6	2	3	4	6	2
ORB	Rb, #data ₃	Bitwise OR immediate byte data with direct GPR	2	6	2	3	4	6	2
ORB	reg, #data ₁₆	Bitwise OR immediate byte data with direct register	2	8	4	6	8	12	4
ORB	reg, mem	Bitwise OR direct byte memory with direct register	2	8	4	6	8	12	4
ORB	mem, reg	Bitwise OR direct byte register with direct memory	2	8	4	6	8	12	4
XOR	Rw, Rw	Bitwise XOR direct word GPR with direct GPR	2	6	2	3	4	6	2
XOR	Rw, [Rw]	Bitwise XOR indirect word memory with direct GPR	2	6	2	3	4	6	2
XOR	Rw, [Rw+]	Bitwise XOR indirect word memory with direct GPR and post-increment source pointer by 2	2	6	2	3	4	6	2
XOR	Rw, #data ₃	Bitwise XOR immediate word data with direct GPR	2	6	2	3	4	6	2
XOR	reg, #data ₁₆	Bitwise XOR immediate word data with direct register	2	8	4	6	8	12	4
XOR	reg, mem	Bitwise XOR direct word memory with direct register	2	8	4	6	8	12	4
XOR	mem, reg	Bitwise XOR direct word register with direct memory	2	8	4	6	8	12	4
XORB	Rb, Rb	Bitwise XOR direct byte GPR with direct GPR	2	6	2	3	4	6	2
XORB	Rb, [Rw]	Bitwise XOR indirect byte memory with direct GPR	2	6	2	3	4	6	2
XORB	Rb, [Rw+]	Bitwise XOR indirect byte memory with direct GPR and post-increment source pointer by 1	2	6	2	3	4	6	2
XORB	Rb, #data ₃	Bitwise XOR immediate byte data with direct GPR	2	6	2	3	4	6	2
XORB	reg, #data ₁₆	Bitwise XOR immediate byte data with direct register	2	8	4	6	8	12	4
XORB	reg, mem	Bitwise XOR direct byte memory with direct register	2	8	4	6	8	12	4
XORB	mem, reg	Bitwise XOR direct byte register with direct memory	2	8	4	6	8	12	4

Table 10 : Logical instructions (continued)

\$7**/**

N	Inemonic	Description	Int. ROM	Int. RAM	16-bit N-Mux	16-bit Mux	8-bit N-Mux	8-bit Mux	Bytes
BAND bitaddr, bi	itaddr	AND direct bit with direct bit	2	8	4	6	8	12	4
BCLR	bitaddr	Clear direct bit	2	6	2	3	4	6	2
BCMP bitaddr, b	itaddr	Compare direct bit to direct bit	2	8	4	6	8	12	4
BFLDH bitoff, #ma	ask ₈ ,#data ₈	Bitwise modify masked high byte of bit-addressable direct word memory with immediate data	2	8	4	6	8	12	4
BFLDL bitoff, #ma	ask ₈ , #data ₈	Bitwise modify masked low byte of bit-addressable direct word memory with immediate data	2	8	4	6	8	12	4
BMOV bitaddr, b	itaddr	Move direct bit to direct bit	2	8	4	6	8	12	4
BMOVN bitaddr, b	itaddr	Move negated direct bit to direct bit	2	8	4	6	8	12	4
BOR bitaddr, b	itaddr	OR direct bit with direct bit	2	8	4	6	8	12	4
BSET	bitaddr	Set direct bit	2	6	2	3	4	6	2
BXOR bitaddr, b	itaddr	XOR direct bit with direct bit	2	8	4	6	8	12	4
CMP	Rw, Rw	Compare direct word GPR to direct GPR	2	6	2	3	4	6	2
CMP	Rw, [Rw]	Compare indirect word memory to direct GPR	2	6	2	3	4	6	2
СМР	Rw, [Rw+]	Compare indirect word memory to direct GPR and post-increment source pointer by 2	2	6	2	3	4	6	2
CMP	Rw, #data ₃	Compare immediate word data to direct GPR	2	6	2	3	4	6	2
CMP	reg, #data ₁₆	Compare immediate word data to direct register	2	8	4	6	8	12	4
CMP	reg, mem	Compare direct word memory to direct register	2	8	4	6	8	12	4
СМРВ	Rb, Rb	Compare direct byte GPR to direct GPR	2	6	2	3	4	6	2
СМРВ	Rb, [Rw]	Compare indirect byte memory to direct GPR	2	6	2	3	4	6	2
СМРВ	Rb, [Rw+]	Compare indirect byte memory to direct GPR and post-increment source pointer by 1	2	6	2	3	4	6	2
СМРВ	Rb, #data ₃	Compare immediate byte data to direct GPR	2	6	2	3	4	6	2
СМРВ	reg, #data ₁₆	Compare immediate byte data to direct register	2	8	4	6	8	12	4
СМРВ	reg, mem	Compare direct byte memory to direct register	2	8	4	6	8	12	4

Table 11 : Boolean bit map instructions (continued)

M	nemonic	Description	Int. ROM	Int. RAM	16-bit N-Mux	16-bit Mux	8-bit N-Mux	8-bit Mux	Bytes
CMPD1	Rw, #data ₄	Compare immediate word data to direct GPR and decrement GPR by 1	2	6	2	3	4	6	2
CMPD1	Rw, #data ₁₆	Compare immediate word data to direct GPR and decrement GPR by 1	2	8	4	6	8	12	4
CMPD1	Rw, mem	Compare direct word memory to direct GPR and decrement GPR by 1	2	8	4	6	8	12	4
CMPD2	Rw, #data ₄	Compare immediate word data to direct GPR and decrement GPR by 2	2	6	2	3	4	6	2
CMPD2	Rw, #data ₁₆	Compare immediate word data to direct GPR and decrement GPR by 2	2	8	4	6	8	12	4
CMPD2	Rw, mem	Compare direct word memory to direct GPR and decrement GPR by 2	2	8	4	6	8	12	4
CMPI1	Rw, #data ₄	Compare immediate word data to direct GPR and increment GPR by 1	2	6	2	3	4	6	2
CMPI1	Rw, #data ₁₆	Compare immediate word data to direct GPR and increment GPR by 1	2	8	4	6	8	12	4
CMPI1	Rw, mem	Compare direct word memory to direct GPR and increment GPR by 1	2	8	4	6	8	12	4
CMPI2	Rw, #data ₄	Compare immediate word data to direct GPR and increment GPR by 2	2	6	2	3	4	6	2
CMPI2	Rw, #data ₁₆	Compare immediate word data to direct GPR and increment GPR by 2	2	8	4	6	8	12	4
CMPI2	Rw, mem	Compare direct word memory to direct GPR and increment GPR by 2	2	8	4	6	8	12	4

Table 12 : Compare and loop instructions (continued)

Table 13 : Prioritize instructions

57

Mner	monic	Description	Int. ROM	Int. RAM	16-bit N-Mux	16-bit Mux	8-bit N-Mux	8-bit Mux	Bytes
PRIOR R	Rw, Rw	Determine number of shift cycles to normalize direct word GPR and store result in direct word GPR	2	6	2	3	4	6	2

	Mnemonic	Description	Int. ROM	Int. RAM	16-bit N-Mux	16-bit Mux	8-bit N-Mux	8-bit Mux	Bytes
ASHR	Rw, Rw	Arithmetic (sign bit) shift right direct word GPR; number of shift cycles specified by direct GPR	2	6	2	3	4	6	2
ASHR	Rw, #data ₄	Arithmetic (sign bit) shift right direct word GPR; number of shift cycles specified by immediate data	2	6	2	3	4	6	2
ROL	Rw, Rw	Rotate left direct word GPR; number of shift cycles specified by direct GPR	2	6	2	3	4	6	2
ROL	Rw, #data ₄	Rotate left direct word GPR; number of shift cycles specified by immediate data	2	6	2	3	4	6	2
ROR	Rw, Rw	Rotate right direct word GPR; number of shift cycles specified by direct GPR	2	6	2	3	4	6	2
ROR	Rw, #data ₄	Rotate right direct word GPR; number of shift cycles specified by immediate data	2	6	2	3	4	6	2
SHL	Rw, Rw	Shift left direct word GPR; number of shift cycles specified by direct GPR	2	6	2	3	4	6	2
SHL	Rw, #data ₄	Shift left direct word GPR; number of shift cycles specified by immediate data	2	6	2	3	4	6	2
SHR	Rw, Rw	Shift right direct word GPR; number of shift cycles specified by direct GPR	2	6	2	3	4	6	2
SHR	Rw, #data ₄	Shift right direct word GPR; number of shift cycles specified by immediate data	2	6	2	3	4	6	2

Table 14 : Shift and rotate instructions (continued)

Table	15	: Data	movement	instructions
-------	----	--------	----------	--------------

	Mnemonic	Description	Int. ROM	Int. RAM	16-bit N-Mux	16-bit Mux	8-bit N-Mux	8-bit Mux	Bytes
MOV	Rw, Rw	Move direct word GPR to direct GPR	2	6	2	3	4	6	2
MOV	Rw, #data ₄	Move immediate word data to direct GPR	2	6	2	3	4	6	2
MOV	reg, #data ₁₆	Move immediate word data to direct register	2	8	4	6	8	12	4
MOV	Rw, [Rw]	Move indirect word memory to direct GPR	2	6	2	3	4	6	2
MOV	Rw, [Rw+]	Move indirect word memory to direct GPR and post-increment source pointer by 2	2	6	2	3	4	6	2
MOV	[Rw], Rw	Move direct word GPR to indirect memory	2	6	2	3	4	6	2
MOV	[-Rw], Rw	Pre-decrement destination pointer by 2 and move direct word GPR to indirect memory	2	6	2	3	4	6	2
MOV	[Rw], [Rw]	Move indirect word memory to indirect memory	2	6	2	3	4	6	2
MOV	[Rw+], [Rw]	Move indirect word memory to indirect memory & post-increment destination pointer by 2	2	6	2	3	4	6	2
MOV	[Rw], [Rw+]	Move indirect word memory to indirect memory & post-increment source pointer by 2	2	6	2	3	4	6	2

57

	Mnemonic	Description	Int. ROM	Int. RAM	16-bit N-Mux	16-bit Mux	8-bit N-Mux	8-bit Mux	Bytes
MOV	Rw, [Rw+ #data ₁₆]	Move indirect word memory by base plus constant to direct GPR	4	10	6	8	10	14	4
MOV	[Rw+ #data ₁₆], Rw	Move direct word GPR to indirect memory by base plus constant	2	8	4	6	8	12	4
MOV	[Rw], mem	Move direct word memory to indirect memory	2	8	4	6	8	12	4
MOV	mem, [Rw]	Move indirect word memory to direct memory	2	8	4	6	8	12	4
MOV	reg, mem	Move direct word memory to direct register	2	8	4	6	8	12	4
MOV	mem, reg	Move direct word register to direct memory	2	8	4	6	8	12	4
MOVB	Rb, Rb	Move direct byte GPR to direct GPR	2	6	2	3	4	6	2
MOVB	Rb, #data ₄	Move immediate byte data to direct GPR	2	6	2	3	4	6	2
MOVB	reg, #data ₁₆	Move immediate byte data to direct register	2	8	4	6	8	12	4
MOVB	Rb, [Rw]	Move indirect byte memory to direct GPR	2	6	2	3	4	6	2
MOVB	Rb, [Rw+]	Move indirect byte memory to direct GPR and post-increment source pointer by 1	2	6	2	3	4	6	2
MOVB	[Rw], Rb	Move direct byte GPR to indirect memory	2	6	2	3	4	6	2
MOVB	[-Rw], Rb	Pre-decrement destination pointer by 1 and move direct byte GPR to indirect memory	2	6	2	3	4	6	2
MOVB	[Rw], [Rw]	Move indirect byte memory to indirect memory	2	6	2	3	4	6	2
MOVB	[Rw+], [Rw]	Move indirect byte memory to indirect memory and post-increment destination pointer by 1	2	6	2	3	4	6	2
MOVB	[Rw], [Rw+]	Move indirect byte memory to indirect memory and post-increment source pointer by 1	2	6	2	3	4	6	2
MOVB Rb,	, [Rw+ #data ₁₆]	Move indirect byte memory by base plus constant to direct GPR	4	10	6	8	10	14	4
MOVB [Rv	v+ #data ₁₆], Rb	Move direct byte GPR to indirect memory by base plus constant	2	8	4	6	8	12	4
MOVB	[Rw], mem	Move direct byte memory to indirect memory	2	8	4	6	8	12	4
MOVB	mem, [Rw]	Move indirect byte memory to direct memory	2	8	4	6	8	12	4
MOVB	reg, mem	Move direct byte memory to direct register	2	8	4	6	8	12	4
MOVB	mem, reg	Move direct byte register to direct memory	2	8	4	6	8	12	4
MOVBS	Rw, Rb	Move direct byte GPR with sign extension to direct word GPR	2	6	2	3	4	6	2
MOVBS	reg, mem	Move direct byte memory with sign extension to direct word register	2	8	4	6	8	12	4
MOVBS	mem, reg	Move direct byte register with sign extension to direct word memory	2	8	4	6	8	12	4
MOVBZ	Rw, Rb	Move direct byte GPR with zero extension to direct word GPR	2	6	2	3	4	6	2
MOVBZ	reg, mem	Move direct byte memory with zero extension to direct word register	2	8	4	6	8	12	4
MOVBZ	mem, reg	Move direct byte register with zero extension to direct word memory	2	8	4	6	8	12	4

Table 15 : Data movement instructions (continued)



Mnem	onic	Description		Int. RAM	16-bit N-Mux	16-bit Mux	8-bit N-Mux	8-bit Mux	Bytes
CALLA (cc, caddr	Call absolute subroutine if condition is met	4/2	10/8	6/4	8/6	10/8	14/12	4
CALLI	cc, [Rw]	Call indirect subroutine if condition is met	4/2	8/6	4/2	5/3	6/4	8/6	2
CALLR I	rel	Call relative subroutine	4	8	4	5	6	8	2
CALLS :	seg, caddr	Call absolute subroutine in any code segment	4	10	6	8	10	14	4
JB I	bitaddr, rel	Jump relative if direct bit is set	4	10	6	8	10	14	4
JBC I	bitaddr, rel	Jump relative and clear bit if direct bit is set	4	10	6	8	10	14	4
JMPA (cc, caddr	Jump absolute if condition is met	4/2	10/8	6/4	8/6	10/8	14/12	4
JMPI (cc, [Rw]	Jump indirect if condition is met	4/2	8/6	4/2	5/3	6/4	8/6	2
JMPR (cc, rel	Jump relative if condition is met	4/2	8/6	4/2	5/3	6/4	8/6	2
JMPS s	seg, caddr	Jump absolute to a code segment	4	10	6	8	10	14	4
JNB I	bitaddr, rel	Jump relative if direct bit is not set	4	10	6	8	10	14	4
JNBS I	bitaddr, rel	Jump relative and set bit if direct bit is not set	4	10	6	8	10	14	4
PCALL	reg, caddr	Push direct word register onto system stack and call absolute subroutine	4	10	6	8	10	14	4
TRAP ;	#trap7	Call interrupt service routine via immediate trap number	4	8	4	5	6	8	2
JNBS I PCALL I	bitaddr, rel reg, caddr	Jump relative and set bit if direct bit is not set Push direct word register onto system stack and call absolute subroutine Call interrupt service routine via immediate trap	4	10 10	6 6	8	10 10	14 14	

Table 16: Jump and Call Instructions (continued)

Table 17 : System Stack Instructions

	Mnemonic Description		Int. ROM	Int. RAM	16-bit	16-bit	8-bit	8-bit	Bytes
POP	reg	Pop direct word register from system stack	2	6	2	3	4	6	2
PUSH	reg	Push direct word register onto system stack	2	6	2	3	4	6	2
SCXT	reg, #data ₁₆	Push direct word register onto system stack and update register with immediate data	2	8	4	6	8	12	4
SCXT	reg, mem	Push direct word register onto system stack and update register with direct memory	2	8	4	6	8	12	4

Table 18 : Return Instructions

Mnemonic	Description	Int. ROM	Int. RAM	16-bit	16-bit	8-bit	8-bit	Bytes
RET	Return from intra-segment subroutine	4	8	4	5	6	8	2
RETI	Return from interrupt service subroutine	4	8	4	5	6	8	2
RETP reg	Return from intra-segment subroutine and pop direct word register from system stack	4	8	4	5	6	8	2
RETS	Return from inter-segment subroutine	4	8	4	5	6	8	2

Mn	emonic	Description		Int. RAM	16-bit N-Mux	16-bit Mux	8-bit N-Mux	8-bit Mux	Bytes
ATOMIC	#data ₂	Begin ATOMIC sequence ¹	2	6	2	3	4	6	2
DISWDT		Disable Watchdog Timer	2	8	4	6	8	12	4
EINIT		Signify End-of-Initialization on RSTOUT-pin	2	8	4	6	8	12	4
EXTR	#data ₂	Begin EXTended Register sequence ¹	2	6	2	3	4	6	2
EXTP	Rw, #data ₂	Begin EXTended Page sequence ¹	2	6	2	3	4	6	2
EXTP	#pag, #data ₂	Begin EXTended Page sequence ¹	2	8	4	6	8	12	4
EXTPR	Rw, #data ₂	Begin EXTended Page and Register sequence ¹	2	6	2	3	4	6	2
EXTPR	#pag, #data ₂	Begin EXTended Page and Register sequence ¹	2	8	4	6	8	12	4
EXTS	Rw, #data ₂	Begin EXTended Segment sequence ¹	2	6	2	3	4	6	2
EXTS	#seg, #data ₂	Begin EXTended Segment sequence ¹	2	8	4	6	8	12	4
EXTSR	Rw, #data ₂	Begin EXTended Segment and Register sequence ¹	2	6	2	3	4	6	2
EXTSR	#seg, #data ₂	Begin EXTended Segment and Register sequence ¹	2	8	4	6	8	12	4
IDLE		Enter Idle Mode	2	8	4	6	8	12	4
PWRDN		Enter Power Down Mode (supposes NMI-pin is low)	2	8	4	6	8	12	4
SRST		Software Reset	2	8	4	6	8	12	4
SRVWDT		Service Watchdog Timer	2	8	4	6	8	12	4

Table 19 : System Control Instructions (continued)

Note 1. The EXT instructions override the standard DPP addressing sheme.

Table 20 : Miscellaneous instructions

Mnemonic	Description	Int. ROM	Int. RAM	16-bit N-Mux	16-bit Mux	8-bit N-Mux	8-bit Mux	Bytes	
NOP	Null operation	2	6	2	3	4	6	2	

2.5 - Instruction set ordered by opcodes

The following pages list the instruction set ordered by their hexadecimal opcodes. This is used to identify specific instructions when reading executable code, i.e. during the debugging phase.

Notes for Opcode Lists

1. Some instructions are encoded by means of additional bits in the operand field of the instruction

x0h	-	x7h:Rw,	#data	or Rb,	#data ₃
x8h	-	xBh:Rw,	[Rw]	or Rb,	[Rw]
xCh	-	xFh Rw,	[Rw+]	or Rb,	[Rw+]

For these instructions only the lowest four GPRs, R0 to R3, can be used as indirect address pointers.

2. Some instructions are encoded by means of additional bits in the operand field of the instruction.

00xx.xxxx: EXTS or ATOMIC 01xx.xxxx: EXTP

Table 21 : Instruction set ordered by Hex code

00xx.xxxx:	EXTS	or	ATOMIC
10xx.xxxx:	EXTSR	or	EXTR
11xx.xxxx:	EXTPR		

Notes on the JMPR instructions

The condition code to be tested for the JMPR instructions is specified by the opcode. Two mnemonic representation alternatives exist for some of the condition codes.

Notes on the BCLR and BSET instructions

The position of the bit to be set or to be cleared is specified by the opcode. The operand "bitaddr_{Q.q}" (where q=0 to 15) refers to a particular bit within a bit-addressable word.

Notes on the undefined opcodes

A hardware trap occurs when one of the undefined opcodes signified by '----' is decoded by the CPU.

Hex- code	Number of Bytes	Mnemonic	Operand
00	2	ADD	Rw _n , Rw _m
01	2	ADDB	Rb _n , Rb _m
02	4	ADD	reg, mem
03	4	ADDB	reg, mem
04	4	ADD	mem, reg
05	4	ADDB	mem, reg
06	4	ADD	reg, #data ₁₆
07	4	ADDB	reg, #data ₁₆
08	2	ADD	Rw _n , [Rw _i +] or Rw _n , [Rw _i] or Rw _n , #data ₃
09	2	ADDB Rb _n , [Rw _i +] or Rb _n , [Rw _i] or Rb _n , #data ₃	
0A	4	BFLDL bitoff _Q , #mask ₈ , #data ₈	
0B	2	MUL	Rw _n , Rw _m
0C	2	ROL	Rw _n , Rw _m
0D	2	JMPR	cc_UC, rel
0E	2	BCLR	bitaddr _{Q.0}
0F	2	BSET	bitaddr _{Q.0}
10	2	ADDC	Rw _n , Rw _m
11	2	ADDCB	Rb _n , Rb _m

Hex- code	Number of Bytes	Mnemonic	Operand	
12	4	ADDC	reg, mem	
13	4	ADDCB	reg, mem	
14	4	ADDC	mem, reg	
15	4	ADDCB	mem, reg	
16	4	ADDC	reg, #data ₁₆	
17	4	ADDCB	reg, #data ₁₆	
18	2	ADDC	Rw _n , [Rw _i +] or Rw _n , [Rw _i] or Rw _n , #data ₃	
19	2	ADDCB	Rb _n , [Rw _i +] or Rb _n , [Rw _i] or Rb _n , #data ₃	
1A	4	BFLDH	bitoff _Q , #mask ₈ , #data ₈	
1B	2	MULU	Rw _n , Rw _m	
1C	2	ROL	Rw _n , #data ₄	
1D	2	JMPR	cc_NET, rel	
1E	2	BCLR	bitaddr _{Q.1}	
1F	2	BSET	bitaddr _{Q.1}	
20	2	SUB	Rw _n , Rw _m	
21	2	SUBB	Rb _n , Rb _m	
22	4	SUB	reg, mem	
23	4	SUBB	reg, mem	
24	4	SUB	mem, reg	
25	4	SUBB	mem, reg	
26	4	SUB	reg, #data ₁₆	
27	4	SUBB	reg, #data ₁₆	
28	2	SUB	Rw _n , [Rw _i +] or Rw _n , [Rw _i] or Rw _n , #data ₃	
29	2	SUBB	Rb _n , [Rw _i +] or Rb _n , [Rw _i] or Rb _n , #data ₃	
2A	4	BCMP	bitaddr _{Z.z} , bitaddr _{Q.q}	
2B	2	PRIOR	Rw _n , Rw _m	
2C	2	ROR	Rw _n , Rw _m	
2D	2	JMPR	cc_EQ, rel or cc_Z, rel	
2E	2	BCLR	bitaddr _{Q.2}	
2F	2	BSET	bitaddr _{Q.2}	
30	2	SUBC	Rw _n , Rw _m	
31	2	SUBCB	Rb _n , Rb _m	
32	4	SUBC	reg, mem	
33	4	SUBCB	reg, mem	

Table 21 : Instruction set ordered by Hex code (continued)



Hex- code	Number of Bytes Mnemonic		Operand	
34	4	SUBC	mem, reg	
35	4	SUBCB	mem, reg	
36	4	SUBC	reg, #data ₁₆	
37	4	SUBCB	reg, #data ₁₆	
38	2	SUBC	Rw _n , [Rw _i +] or Rw _n , [Rw _i] or Rw _n , #data ₃	
39	2	SUBCB	Rb _n , [Rw _i +] or Rb _n , [Rw _i] or Rb _n , #data ₃	
ЗA	4	BMOVN	bitaddr _{Z.z} , bitaddr _{Q.q}	
3B	-	-	-	
3C	2	ROR	Rw _n , #data ₄	
3D	2	JMPR	cc_NE, rel or cc_NZ, rel	
3E	2	BCLR	bitaddr _{Q.3}	
3F	2	BSET	bitaddr _{Q.3}	
40	2	СМР	Rw _n , Rw _m	
41	2	СМРВ	Rb _n , Rb _m	
42	4	СМР	reg, mem	
43	4	СМРВ	reg, mem	
44	-	-	-	
45	-	-	-	
46	4	CMP	reg, #data ₁₆	
47	4	СМРВ	reg, #data ₁₆	
48	2	CMP	Rw _n , [Rw _i +] or Rw _n , [Rw _i] or Rw _n , #data ₃	
49	2	СМРВ	Rb _n , [Rw _i +] or Rb _n , [Rw _i] or Rb _n , #data ₃	
4A	4	BMOV	bitaddr _{Z.z} , bitaddr _{Q.q}	
4B	2	DIV	Rwn	
4C	2	SHL	Rw _n , Rw _m	
4D	2	JMPR	cc_V, rel	
4E	2	BCLR	bitaddr _{Q.4}	
4F	2	BSET	bitaddr _{Q.4}	
50	2	XOR	Rw _n , Rw _m	
51	2	XORB	Rb _n , Rb _m	
52	4	XOR	reg, mem	
53	4	XORB	reg, mem	
54	4	XOR	mem, reg	
55	4	XORB	mem, reg	

Table 21 : Instruction set ordered by Hex code (continued)
--

Hex- code	Number of Bytes	Mnemonic	Operand	
56	4	XOR	reg, #data ₁₆	
57	4	XORB	reg, #data ₁₆	
58	2	XOR	Rw _n , [Rw _i +] or Rw _n , [Rw _i] or Rw _n , #data ₃	
59	2	XORB	Rb _n , [Rw _i +] or Rb _n , [Rw _i] or Rb _n , #data ₃	
5A	4	BOR	bitaddr _{Z.z} , bitaddr _{Q.q}	
5B	2	DIVU	Rw _n	
5C	2	SHL	Rw _n , #data ₄	
5D	2	JMPR	cc_NV, rel	
5E	2	BCLR	bitaddr _{Q.5}	
5F	2	BSET	bitaddr _{Q.5}	
60	2	AND	Rw _n , Rw _m	
61	2	ANDB	Rb _n , Rb _m	
62	4	AND	reg, mem	
63	4	ANDB	reg, mem	
64	4	AND	mem, reg	
65	4	ANDB	mem, reg	
66	4	AND	reg, #data ₁₆	
67	4	ANDB	reg, #data ₁₆	
68	2	AND	Rw _n , [Rw _i +] or Rw _n , [Rw _i] or Rw _n , #data ₃	
69	2	ANDB	Rb _n , [Rw _i +] or Rb _n , [Rw _i] or Rb _n , #data ₃	
6A	4	BAND	bitaddr _{Z.z} , bitaddr _{Q.q}	
6B	2	DIVL	Rw _n	
6C	2	SHR	Rw _n , Rw _m	
6D	2	JMPR	cc_N, rel	
6E	2	BCLR	bitaddr _{Q.6}	
6F	2	BSET	bitaddr _{Q.6}	
70	2	OR	Rw _n , Rw _m	
71	2	ORB	Rb _n , Rb _m	
72	4	OR	reg, mem	
73	4	ORB	reg, mem	
74	4	OR	mem, reg	
75	4	ORB	mem, reg	
76	4	OR	reg, #data ₁₆	
77	4	ORB	reg, #data ₁₆	

Table 21 : Instruction set ordered by Hex code (continued)



Hex- code	Number of Bytes	Mnemonic	Operand	
78	2	OR	Rw_n , $[Rw_i+]$ or Rw_n , $[Rw_i]$ or Rw_n , #data ₃	
79	2	ORB	Rb _n , [Rw _i +] or Rb _n , [Rw _i] or Rb _n , #data ₃	
7A	4	BXOR	bitaddr _{Z.z} , bitaddr _{Q.q}	
7B	2	DIVLU	Rwn	
7C	2	SHR	Rw _n , #data ₄	
7D	2	JMPR	cc_NN, rel	
7E	2	BCLR	bitaddr _{Q.7}	
7F	2	BSET	bitaddr _{Q.7}	
80	2	CMPI1	Rw _n , #data ₄	
81	2	NEG	Rw _n	
82	4	CMPI1	Rw _n , mem	
83	4	CoXXX ¹	Rw _n , [Rw _m ⊗]	
84	4	MOV	[Rw _n], mem	
85	-	-	•	
86	4	CMPI1	Rw _n , #data ₁₆	
87	4	IDLE		
88	2	MOV	[-Rw _m], Rw _n	
89	2	MOVB	[-Rw _m], Rb _n	
8A	4	JB	bitaddr _{Q.q} , rel	
8B	-	-	-	
8C	-	-	-	
8D	2	JMPR	cc_C, rel or cc_ULT, rel	
8E	2	BCLR	bitaddr _{Q.8}	
8F	2	BSET	bitaddr _{Q.8}	
90	2	CMPI2	Rw _n , #data ₄	
91	2	CPL	Rw _n	
92	4	CMPI2	Rw _n , mem	
93	4	CoXXX ¹	[IDXi⊗], [Rw _n ⊗]	
94	4	MOV	mem, [Rw _n]	
95	-	-	-	
96	4	CMPI2	Rw _n , #data ₁₆	
97	4	PWRDN		
98	2	MOV	Rw _n , [Rw _m +]	
99	2	MOVB	Rb _n , [Rw _m +]	

Table 21 : Instruction set ordered by Hex code (continued)

Hex- code	Number of Bytes	Mnemonic	Operand	
9A	4	JNB	bitaddr _{Q.q} , rel	
9B	2	TRAP	#trap7	
9C	2	JMPI	cc, [Rw _n]	
9D	2	JMPR	cc_NC, rel or cc_UGE, rel	
9E	2	BCLR	bitaddr _{Q.9}	
9F	2	BSET	bitaddr _{Q.9}	
A0	2	CMPD1	Rw _n , #data ₄	
A1	2	NEGB	Rb _n	
A2	4	CMPD1	Rw _n , mem	
A3	4	CoXXX ¹	Rw _n , Rw _m	
A4	4	MOVB	[Rw _n], mem	
A5	4	DISWDT		
A6	4	CMPD1	Rw _n , #data ₁₆	
A7	4	SRVWDT		
A8	2	MOV	Rw _n , [Rw _m]	
A9	2	MOVB	Rb _n , [Rw _m]	
AA	4	JBC	bitaddr _{Q.q} , rel	
AB	2	CALLI	cc, [Rw _n]	
AC	2	ASHR	Rw _n , Rw _m	
AD	2	JMPR	cc_SGT, rel	
AE	2	BCLR	bitaddr _{Q.10}	
AF	2	BSET	bitaddr _{Q.10}	
B0	2	CMPD2	Rw _n , #data ₄	
B1	2	CPLB	Rb _n	
B2	4	CMPD2	Rw _n , mem	
B3	4	CoSTORE ¹	[Rw _n ⊗], CoReg	
B4	4	MOVB	mem, [Rw _n]	
B5	4	EINIT		
B6	4	CMPD2	Rw _n , #data ₁₆	
B7	4	SRST		
B8	2	MOV	[Rw _m], Rw _n	
B9	2	MOVB	[Rw _m], Rb _n	
BA	4	JNBS	bitaddr _{Q.q} , rel	
BB	2	CALLR	rel	

Table 21 : Instruction set ordered by Hex code (continued)

57

Hex- code	Number of Bytes	Mnemonic	Operand	
BC	2	ASHR	Rw _n , #data ₄	
BD	2	JMPR	cc_SLE, rel	
BE	2	BCLR bitaddr _{Q.11}		
BF	2	BSET	bitaddr _{Q.11}	
C0	2	MOVBZ	Rb _n , Rb _m	
C1	-	-	-	
C2	4	MOVBZ	reg, mem	
C3	4	CoSTORE ¹	Rw _n , CoReg	
C4	4	MOV	[Rw _m +#data ₁₆], Rw _n	
C5	4	MOVBZ	mem, reg	
C6	4	SCXT	reg, #data ₁₆	
C7	-	-	-	
C8	2	MOV	[Rw _n], [Rw _m]	
C9	2	MOVB	[Rw _n], [Rw _m]	
CA	4	CALLA	cc, caddr	
СВ	2	RET		
CC	2	NOP		
CD	2	JMPR	cc_SLT, rel	
CE	2	BCLR	bitaddr _{Q.12}	
CF	2	BSET	bitaddr _{Q.12}	
D0	2	MOVBS	Rb _n , Rb _m	
D1	2	ATOMIC/EXTR	#data ₂	
D2	4	MOVBS	reg, mem	
D3	4	CoMOV ¹	[IDXi⊗], [Rw _n ⊗]	
D4	4	MOV	Rw _n , [Rw _m +#data ₁₆]	
D5	4	MOVBS	mem, reg	
D6	4	SCXT	reg, mem	
D7	4	EXTP(R)/EXTS(R)	#pag, #data ₂	
D8	2	MOV	[Rw _n +], [Rw _m]	
D9	2	MOVB	[Rw _n +], [Rw _m]	
DA	4	CALLS	seg, caddr	
DB	2	RETS		
DC	2	EXTP(R)/EXTS(R)	Rw _m , #data ₂	
DD	2	JMPR	cc_SGE, rel	

Table 21 : Instruction set ordered by Hex code (continued)

Hex- code	Number of Bytes	Mnemonic	Operand		
DE	2	BCLR	bitaddr _{Q.13}		
DF	2	BSET	bitaddr _{Q.13}		
E0	2	MOV	Rw _n , #data ₄		
E1	2	MOVB	Rb _n , #data ₄		
E2	4	PCALL	reg, caddr		
E3	-	-	-		
E4	4	MOVB	[Rw _m +#data ₁₆], Rb _n		
E5	-	-	-		
E6	4	MOV	reg, #data ₁₆		
E7	4	MOVB	reg, #data ₁₆		
E8	2	MOV	[Rw _n], [Rw _m +]		
E9	2	MOVB	[Rw _n], [Rw _m +]		
EA	4	JMPA	cc, caddr		
EB	2	RETP	reg		
EC	2	PUSH	reg		
ED	2	JMPR	cc_UGT, rel		
EE	2	BCLR	bitaddr _{Q.14}		
EF	2	BSET	bitaddr _{Q.14}		
F0	2	MOV	Rw _n , Rw _m		
F1	2	MOVB	Rb _n , Rb _m		
F2	4	MOV	reg, mem		
F3	4	MOVB	reg, mem		
F4	4	MOVB	Rb _n , [Rw _m +#data ₁₆]		
F5	-	-	-		
F6	4	MOV	mem, reg		
F7	4	MOVB	mem, reg		
F8	-	-	-		
F9	-	-	-		
FA	4	JMPS	seg, caddr		
FB	2	RETI			
FC	2	POP	reg		
FD	2	JMPR	cc_ULE, rel		
FE	2	BCLR	bitaddr _{Q.15}		
FF	2	BSET	bitaddr _{Q.15}		

Table 21 : Instruction set ordered by Hex code (continued)

Note 1. This instruction only applies to products including the MAC.

57

2.6 - Instruction conventions

This section details the conventions used in the individual instruction descriptions. Each individual instruction description is described in a standard format in separate sections under the following headings:

2.6.1 - Instruction name

Specifies the mnemonic opcode of the instruction.

2.6.2 - Syntax

Specifies the mnemonic opcode and the required formal operands of the instruction. Instructions can have either none, one, two or three operands which are separated from each other by commas: MNEMONIC {op1 {,op2 {,op3 }} }.

The operand syntax depends on the addressing mode. All of the available addressing modes are

Table 22 : Instruction operation symbols

summarized at the end of each single instruction description.

2.6.3 - Operation

The following symbols are used to represent data movement, arithmetic or logical operators (see Table 22).

Missing or existing parentheses signifies that the operand specifies an immediate constant value, an address, or a pointer to an address as follows:

- opX Specifies the immediate constant value of opX.
- (opX) Specifies the contents of opX.
- (opX_n) Specifies the contents of bit n of opX.
- ((opX)) Specifies the contents of the contents of opX (i.e. opX is used as pointer to the actual operand).

				operator (opY)
	(opx) < (opy)	(opY)	is	MOVED into (opX)
	(opx) + (opy)	(opX)	is	ADDED to (opY)
	(opx) - (opy)	(opY)	is	SUBTRACTED from (opX)
	(opx) * (opy)	(opX)	is	MULTIPLIED by (opY)
Diadic operations	(opx) / (opy)	(opX)	is	DIVIDED by (opY)
	(opx) ^ (opy)	(opX)	is	logically ANDed with (opY)
	(opx) v (opy)	(opX)	is	logically ORed with (opY)
	(opx) ⊕ (opy)	(opX)	is	logically EXCLUSIVELY ORed with (opY)
	(opx) <> (opy)	(opX)	is	COMPARED against (opY)
	(opx) mod (opy)	(opX)	is	divided MODULO (opY)
Monadic operations				operator (opX)
	(opx) ¬	(opX)	is	logically COMPLEMENTED

The following abbreviations are used to describe operands:

Table 23 : Operand abbreviations

Abbreviation	Description		
СР	Context Pointer register.		
CSP	Code Segment Pointer register.		
IP	Instruction Pointer.		
MD	Multiply/Divide register (32 bits wide, consists of MDH and MDL).		
MDL, MDH	Multiply/Divide Low and High registers (each 16 bit wide).		
PSW	Program Status Word register.		
SP	System Stack Pointer register.		
SYSCON	System Configuration register.		
С	Carry flag in the PSW register.		
V	Overflow flag in the PSW register.		
SGTDIS	Segmentation Disable bit in the SYSCON register.		
count	Temporary variable for an intermediate storage of the number of shift or rotate cycles which remain to complete the shift or rotate operation.		
tmp	Temporary variable for an intermediate result.		
0, 1, 2,	Constant values due to the data format of the specified operation.		

2.6.4 - Data types

Specifies the particular data type according to the instruction. Basically, the following data types are used: BIT, BYTE, WORD, DOUBLEWORD

Except for those instructions which extend byte data to word data, all instructions have only one particular data type.

Note that the data types mentioned here do not take into account accesses to indirect address pointers or to the system stack which are always performed with word data. Moreover, no data type is specified for System Control Instructions and for those of the branch instructions which do not access any explicitly addressed data.

2.6.5 - Description

Describes the operation of the instruction.

2.6.6 - Condition code

The following table summarizes the 16 possible condition codes that can be used within Call and Branch instructions and shows the mnemonic abbreviations, the test executed for a specific condition and the 4-bit condition code number.

Condition Code Mnemonic cc	Test	Description	Condition Code Number c
cc_UC	1 = 1	Unconditional	Oh
cc_Z	Z = 1	Zero	2h
cc_NZ	Z = 0	Not zero	3h
cc_V	V = 1	Overflow	4h
cc_NV	V = 0	No overflow	5h
cc_N	N = 1	Negative	6h
cc_NN	N = 0	Not negative	7h
CC	C = 1	Carry	8h
cc_NC	C = 0	No carry	9h
cc_EQ	Z = 1	Equal	2h
cc_NE	Z = 0	Not equal	3h
cc_ULT	C = 1	Unsigned less than	8h
cc_ULE	(Z v C) = 1	Unsigned less than or equal	Fh
cc_UGE	C = 0	Unsigned greater than or equal	9h
cc_UGT	(Z v C) = 0	Unsigned greater than	Eh
cc_SLT	(N ⊕ V) = 1	Signed less than	Ch
cc_SLE	(Z v (N ⊕ V)) = 1	Signed less than or equal	Bh
cc_SGE	(N ⊕ V) = 0	Signed greater than or equal	Dh
cc_SGT	(Z v (N ⊕ V)) = 0	Signed greater than	Ah
cc_NET	(Z v E) = 0	Not equal AND not end of table	1h

Table 24 : Condition codes

2.6.7 - Flags

This section shows the state of the N, C, V, Z and E flags in the PSW register. The resulting state of the flags is represented by the following symbols (see Table 25).

If the PSW register is specified as the destination operand of an instruction, the flags can not be interpreted as described.

This is because the PSW register is modified according to the data format of the instruction:

 For word operations, the PSW register is overwritten with the word result.

- For byte operations, the non-addressed byte is cleared and the addressed byte is overwritten.
- For bit or bit-field operations on the PSW register, only the specified bits are modified.

If the flags are not selected as destination bits, they stay unchanged i.e. they maintain the state existing after the previous instruction.

In all cases, if the PSW is the destination operand of an instruction, the PSW flags do NOT represent the flags of this instruction, in the normal way.

Symbol	Description		
*	The flag is set according to the following standard rules		
	N = 1 : Most significant bit of the result is set		
	N = 0: Most significant bit of the result is not set		
	C = 1 : Carry occurred during operation		
	C = 0 : No Carry occurred during operation		
	V = 1 : Arithmetic Overflow occurred during operation		
	V = 0 : No Arithmetic Overflow occurred during operation		
	Z = 1 : Result equals zero		
	Z = 0 : Result does not equal zero		
	E = 1 : Source operand represents the lowest negative number, either 8000h for word data or 80h for byte data.		
	E = 0 : Source operand does not represent the lowest negative number for the specified data type		
"S"	The flag is set according to non-standard rules. Individual instruction pages or the ALU status flags description.		
"_"	The flag is not affected by the operation		
"0"	The flag is cleared by the operation.		
"NOR"	The flag contains the logical NORing of the two specified bit operands.		
"AND"	The flag contains the logical ANDing of the two specified bit operands.		
"'OR"	The flag contains the logical ORing of the two specified bit operands.		
"XOR"	The flag contains the logical XORing of the two specified bit operands.		
"B"	The flag contains the original value of the specified bit operand.		
" B "	The flag contains the complemented value of the specified bit operand		

 Table 25 : List of flags

2.6.8 - Addressing modes

Specifies available combinations of addressing modes. The selected addressing mode combination is generally specified by the opcode of the corresponding instruction.

However, there are some arithmetic and logical instructions where the addressing mode combination is not specified by the (identical) opcodes but by particular bits within the operand field.

In the individual instruction description, the addressing mode is described in terms of mnemonic, format and number of bytes.

- Mnemonic gives an example of which operands the instruction will accept.
- Format specifies the format of the instruction as used in the assembler listing. Figure 3 shows the reference between the instruction format representation of the assembler and the corresponding internal organization of the instruction format (N = nibble = 4 bits). The following symbols are used to describe the instruction formats:

00 _h through FF _h	Instruction Opcodes	
0, 1	Constant Values	
:	Each of the 4 characters immediately following a colon represents a single bit	
:ii	2-bit short GPR address (Rw _i)	
ss	8-bit code segment number (seg).	
:##	2-bit immediate constant (#data ₂)	
:.###	3-bit immediate constant (#data ₃)	
с	4-bit condition code specification (cc)	
n	4-bit short GPR address (Rw _n or Rb _n)	
m	4-bit short GPR address (Rw _m or Rb _m)	
q	4-bit position of the source bit within the word specified by QQ	
z	4-bit position of the destination bit within the word specified by ZZ	
#	4-bit immediate constant (#data ₄)	
QQ	8-bit word address of the source bit (bitoff)	
rr	8-bit relative target address word offset (rel)	
RR	8-bit word address reg	
ZZ	8-bit word address of the destination bit (bitoff)	
##	8-bit immediate constant (#data ₈)	
@@	8-bit immediate constant (#mask ₈)	
рр 0:00рр	10-bit page address (#pag10)	
MM MM	16-bit address (mem or caddr; low byte, high byte)	
## ##	16-bit immediate constant (#data ₁₆ ; low byte, high byte)	

Table 26	:	Instruction	format s	ymbols
----------	---	-------------	----------	--------

Number of bytes Specifies the size of an instruction in bytes. All ST10 instructions are either 2 or 4 bytes. Instructions are classified as either single word or double word instructions (see Figure 3).

2.7 - ATOMIC and EXTended instructions

ATOMIC, EXTR, EXTP, EXTS, EXTPR, EXTSR instructions disable standard and PEC interrupts and class A traps during a sequence of the following 1...4 instructions. The length of the sequence is determined by an operand (op1 or op2, depending on the instruction). The EXTended instructions also change the addressing mechanism during this sequence (see detailed instruction description).

The ATOMIC and EXTended instructions become active immediately, so no additional NOPs are required. All instructions requiring multiple cycles or hold states to be executed are regarded as one instruction in this sense. Any instruction type can


Figure 3 : Instruction format representation

be used with the ATOMIC and EXTended instructions.

CAUTION: When a Class B trap interrupts an ATOMIC or EXTended sequence, this sequence is terminated, the interrupt lock is removed and the standard condition is restored, before the trap routine is executed! The remaining instructions of the terminated sequence that are executed after returning from the trap routine, will run under standard conditions!

CAUTION: When using the ATOMIC and EXTended instructions with other system control or branch instructions.

CAUTION: When using nested ATOMIC and EXTended instructions. There is ONE counter to control the length of this sort of sequence, i.e. issuing an ATOMIC or EXTended instruction within a sequence will reload the counter with value of the new instruction.



2.8 - Instruction descriptions

This section contains a detailed description of each instruction, listed in alphabetical order.

ADD	Integer Addition	
Syntax	ADD	opl, op2
Operation	(op1)	< (op1) + (op2)
Data Types	WORD	

Description

Performs a 2's complement binary addition of the source operand specified by op2 and the destination operand specified by op1. The sum is then stored in op1.

Flags

E	Z	V	С	Ν
*	*	*	*	*

E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.

Z Set if result equals zero. Cleared otherwise.

V Set if an arithmetic overflow occurred, i.e. the result cannot be represented in the specified data type. Cleared otherwise.

C Set if a carry is generated from the most significant bit of the specified data type. Cleared otherwise.

N Set if the most significant bit of the result is set. Cleared otherwise.

Addressing Modes

Mnemonic		Format	Bytes
ADD	Rw _n , Rw _m	00 nm	2
ADD	Rw _n , [Rw _i]	08 n:10ii	2
ADD	Rw _n , [Rw _i +]	08 n:11ii	2
ADD	Rw_n , #data ₃	08 n:0###	2
ADD	reg, #data ₁₆	06 RR ## ##	4
ADD	reg, mem	02 RR MM MM	4
ADD	mem, reg	04 RR MM MM	4

57

Addb	Integer Additi	on
Syntax	ADDB	op1, op2
Operation	(op1)	< (op1) + (op2)
Data Types	BYTE	

Description

Performs a 2's complement binary addition of the source operand specified by op2 and the destination operand specified by op1. The sum is then stored in op1.

Flags

E	Z	V	С	Ν
*	*	*	*	*

E	Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z	Set if result equals zero. Cleared otherwise.
V	Set if an arithmetic overflow occurred, i.e. the result cannot be represented in the specified data type. Cleared otherwise.
С	Set if a carry is generated from the most significant bit of the specified data type. Cleared otherwise.
Ν	Set if the most significant bit of the result is set. Cleared otherwise.

Mnemonic		Format	Bytes
ADDB	Rb _n , Rb _m	01 nm	2
ADDB	Rb _n , [Rw _i]	09 n:10ii	2
ADDB	Rb _n , [Rw _i +]	09 n:11ii	2
ADDB	Rb_n , #data ₃	09 n:0###	2
ADDB	reg, #data ₁₆	07 RR ## ##	4
ADDB	reg, mem	03 RR MM MM	4
ADDB	mem, reg	05 RR MM MM	4

ADDC	Integer Add	Integer Addition with Carry		
Syntax	ADDC	opl, op2		
Operation	(op1)	< (op1) + (op2) + (C)		
Data Types	WORD			

Performs a 2's complement binary addition of the source operand specified by op2, the destination operand specified by op1 and the previously generated carry bit. The sum is then stored in op1. This instruction can be used to perform multiple precision arithmetic.

Flags

E	Z	v	С	Ν
*	S	*	*	*

- E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
- Z Set if result equals zero and previous Z flag was set. Cleared otherwise.
- V Set if an arithmetic overflow occurred, i.e. the result cannot be represented in the specified data type. Cleared otherwise.
- C Set if a carry is generated from the most significant bit of the specified data type. Cleared otherwise.
- N Set if the most significant bit of the result is set. Cleared otherwise.

Mnemonic		Format	Bytes
ADDC	Rw _n , Rw _m	10 nm	2
ADDC	Rw _n , [Rw _i]	18 n:10ii	2
ADDC	Rw _n , [Rw _i +]	18 n:11ii	2
ADDC	Rw_n , #data ₃	18 n:0###	2
ADDC	reg, #data ₁₆	16 RR ## ##	4
ADDC	reg, mem	12 RR MM MM	4
ADDC	mem, reg	14 RR MM MM	4

ADDCB	Integer Ad	Integer Addition with Carry		
Syntax	ADDCB	opl, op2		
Operation	(op1)	< (op1) + (op2) +	- (C)	
Data Types	BYTE			

Description

Performs a 2's complement binary addition of the source operand specified by op2, the destination operand specified by op1 and the previously generated carry bit. The sum is then stored in op1. This instruction can be used to perform multiple precision arithmetic.

Flags

E	Z	V	С	Ν
*	S	*	*	*

- E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
- Z Set if result equals zero and previous Z flag was set. Cleared otherwise.
- V Set if an arithmetic overflow occurred, i.e. the result cannot be represented in the specified data type. Cleared otherwise.
- C Set if a carry is generated from the most significant bit of the specified data type. Cleared otherwise.
- N Set if the most significant bit of the result is set. Cleared otherwise.

Mnemonic		Format	Bytes
ADDCB	Rb _n , Rb _m	11 nm	2
ADDCB	Rb _n , [Rw _i]	19 n:10ii	2
ADDCB	Rb _n , [Rw _i +]	19 n:11ii	2
ADDCB	Rb_n , $#data_3$	19 n:0###	2
ADDCB	reg, #data ₁₆	17 RR ## ##	4
ADDCB	reg, mem	13 RR MM MM	4
ADDCB	mem, reg	15 RR MM MM	4

AND	Logical AND	
Syntax	AND	opl, op2
Operation	(opl)	< (op1) ^ (op2)
Data Types	WORD	

Description

Performs a bitwise logical AND of the source operand specified by op2 and the destination operand specified by op1. The result is then stored in op1.

Flags

E	Z	V	С	Ν
*	*	0	0	*

E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.

- V Always cleared.
- C Always cleared.
- N Set if the most significant bit of the result is set. Cleared otherwise.

Mnemonic		Format	Bytes
AND	Rw _n , Rw _m	60 nm	2
AND	Rw _n , [Rw _i]	68 n:10ii	2
AND	Rw _n , [Rw _i +]	68 n:11ii	2
AND	Rw _n , #data ₃	68 n:0###	2
AND	reg, #data ₁₆	66 RR ## ##	4
AND	reg, mem	62 RR MM MM	4
AND	mem, reg	64 RR MM MM	4

ANDB	Logical AND	
Syntax	ANDB	op1, op2
Operation	(op1)	< (op1) ^ (op2)
Data Types	BYTE	

Description

Performs a bitwise logical AND of the source operand specified by op2 and the destination operand specified by op1. The result is then stored in op1.

Flags

E	Z	V	С	Ν
*	*	0	0	*

E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.

- V Always cleared.
- C Always cleared.

N Set if the most significant bit of the result is set. Cleared otherwise.

Mnemonic		Format	Bytes
ANDB	Rb _n , Rb _m	61 nm	2
ANDB	Rb _n , [Rw _i]	69 n:10ii	2
ANDB	Rb_n , [Rw_i +]	69 n:11ii	2
ANDB	$ ext{Rb}_{ ext{n}}$, $ ext{#data}_3$	69 n:0###	2
ANDB	reg, #data ₁₆	67 RR ## ##	4
ANDB	reg, mem	63 RR MM MM	4
ANDB	mem, reg	65 RR MM MM	4

ASHR	Arithmetic Shift Right	
Syntax	ASHR	opl, op2
Operation	(V) (C) DO WHILE (count (V) (C) (opl _n)	< (op2) < 0 < 0 (t) \neq 0 < (C) v (V) < (op1 ₀) < (op1 _{n+1}) [n=014] < (count) - 1
Data Types	WORD	

Arithmetically shifts the destination word operand op1 right by as many times as specified in the source operand op2. To preserve the sign of the original operand op1, the most significant bits of the result are filled with zeros if the original most significant bit was a 0 or with ones if the original most significant bit was a 1. The Overflow flag is used as a Rounding flag. The least significant bit is shifted into the Carry. Only shift values between 0 and 15 are allowed. When using a GPR as the count control, only the least significant 4 bits are used.

Flags

E	Z	v	С	Ν
0	*	S	S	*

E	Always cleared.
Z	Set if result equals zero. Cleared otherwise.
V	Set if in any cycle of the shift operation a 1 is shifted out of the carry flag. Cleared for a shift count of zero.

- C The carry flag is set according to the last least significant bit shifted out of op1. Cleared for a shift count of zero.
- N Set if the most significant bit of the result is set. Cleared otherwise.

Addressing Modes

Mnemonic		Format	Bytes
ASHR	Rw _n , Rw _m	AC nm	2
ASHR	Rw_n , #data ₄	BC #n	2

A77

ATOMIC	Begin ATOMIC Sequence	
Syntax	ATOMIC opl	
Operation	<pre>(count) < (opl) [1 ≤ opl ≤ 4] Disable interrupts and Class A traps DO WHILE ((count) ≠ 0 AND Class_B_trap_condition ≠ TRUE) Next Instruction (count) < (count) - 1 END WHILE (count) = 0 Enable interrupts and traps</pre>	

Description

Causes standard and PEC interrupts and class A hardware traps to be disabled for a specified number of instructions. The ATOMIC instruction becomes immediately active so that no additional NOPs are required.

Depending on the value of op1, the period of validity of the ATOMIC sequence extends over the sequence of the next 1 to 4 instructions being executed after the ATOMIC instruction. All instructions requiring multiple cycles or hold states to be executed are regarded as one instruction in this sense. Any instruction type can be used with the ATOMIC instruction.

Note: The ATOMIC instruction must be used carefully (see Section 2.7 - ATOMIC and EXTended instructions on page 38).

Flags

ATOMIC

	Е	Z	v	С	Ν
	-	-	-	-	-
E	Not affe	cted			
Z	Not affe	cted			
V	/ Not affected				
С	Not affe	cted			
Ν	Not affected				
Addressing Modes					
Mnemonic Format Bytes					

D1 00##:0

2

#data₂

57

BAND	Bit Logical AND		
Syntax	BAND	op1, op2	
Operation	(op1)	< (op1) ^ (op2)	
Data Types	BIT		

Performs a single bit logical AND of the source bit specified by op2 and the destination bit specified by op1. The result is then stored in op1.

Flags

57

E	Z	V	С	Ν
0	NOR	OR	AND	XOR

E Always cleared.
Z Contains the logical NOR of the two specified bits.
V Contains the logical OR of the two specified bits.
C Contains the logical AND of the two specified bits.
N Contains the logical XOR of the two specified bits.

Mnemonic		Format	Bytes
BAND	$bitaddr_{Z.z}$, $bitaddr_{Q.q}$	6A QQ ZZ qz	4

BCLR	Bit Clear	
Syntax	BCLR	opl
Operation	(op1)	< 0
Data Types	BIT	

Description

Clears the bit specified by op1. This instruction is primarily used for peripheral and system control.

Flags

E	Z	V	С	Ν
0	В	0	0	В

E	Always cleared.

Z Contains the logical negation of the previous state of the specified bit.

V Always cleared.

C Always cleared.

N Contains the previous state of the specified bit.

Mnemonic		Format	Bytes
BCLR	bitaddr _{Q.q}	qE QQ	2

BCMP	Bit to Bit (Compare
Syntax	BCMP	opl, op2
Operation	(op1)	<> (op2)
Data Types	BIT	

Description

Performs a single bit comparison of the source bit specified by operand op1 to the source bit specified by operand op2. No result is written by this instruction. Only the flags are updated.

Flags

57

E	Z	V	С	Ν
0	NOR	OR	AND	XOR

E Always cleared.
Z Contains the logical NOR of the two specified bits.
V Contains the logical OR of the two specified bits.
C Contains the logical AND of the two specified bits.
N Contains the logical XOR of the two specified bits.

Addressing Modes

Mnemonic		Format	Bytes
BCMP	$bitaddr_{Z.z}$, $bitaddr_{Q.q}$	2A QQ ZZ qz	4

49/172

BFLDH	Bit Field High Byte	
Syntax	BFLDH	op1, op2, op3
Operation	(tmp) (high byte (tmp)) (opl)	< (opl) < ((high byte (tmp) ^ ¬op2) v op3) < (tmp)
Data Types	WORD	

Description

Replaces those bits in the high byte of the destination word operand op1 which are selected by an '1' in the AND mask op2 with the bits at the corresponding positions in the OR mask specified by op3.

Note: Bits which are masked off by a '0' in the AND mask op2 may be unintentionally altered if the corresponding bit in the OR mask op3 contains a '1'.

Flags

E	Z	V	С	Ν
0	*	0	0	*

- Z Set if the word result equals zero. Cleared otherwise.
- V Always cleared.
- C Always cleared.

N Set if the most significant bit of the word result is set. Cleared otherwise.

Mnemonic			F	or	mat			Bytes
BFLDH bitoff _Q ,	#mask ₈ ,	#data ₈	1	LA	QQ	##	@@	4

BFLDL	Bit Field Low Byte			
Syntax	BFLDL	op1, op2, op3		
Operation	(tmp) (low byte (tmp)) (opl)	< (opl) < ((low byte (tmp) ^ ¬op2) v op3) < (tmp)		
Data Types	WORD			

Replaces those bits in the low byte of the destination word operand op1 which are selected by an '1' in the AND mask op2 with the bits at the corresponding positions in the OR mask specified by op3.

Note: Bits which are masked off by a '0' in the AND mask op2 may be unintentionally altered if the corresponding bit in the OR mask op3 contains a '1'.

Flags

E	Z	V	С	Ν
0	*	0	0	*

- Z Set if the word result equals zero. Cleared otherwise.
- V Always cleared.
- C Always cleared.

N Set if the most significant bit of the word result is set. Cleared otherwise.

Addressing Modes

Mnemonic				Fo	orma	t	Bytes
BFLDL	<pre>bitoff_Q,</pre>	#mask ₈ ,	#data ₈	0A	QQ	@@##	4

57

BMOV	Bit to Bit Move			
Syntax	BMOV	opl, op2		
Operation	(op1)	< (op2)		
Data Types	BIT			

Description

Moves a single bit from the source operand specified by op2 into the destination operand specified by op1. The source bit is examined and the flags are updated accordingly.

Flags

E	Z	V	С	Ν
0	В	0	0	В

E Always cleared.

- Z Contains the logical negation of the previous state of the source bit.
- V Always cleared.
- C Always cleared.
- N Contains the previous state of the source bit.

Mnemonic	Format	Bytes
BMOV bitaddr $_{Z,z}$, bitaddr $_{Q,q}$	4A QQ ZZ qz	4

BMOVN	Bit to Bit Mov	e & Negate
Syntax	BMOVN	op1, op2
Operation	(op1)	< ¬(op2)
Data Types	BIT	

Moves the complement of a single bit from the source operand specified by op2 into the destination operand specified by op1. The source bit is examined and the flags are updated accordingly.

Flags

E	Z	V	С	Ν
0	B	0	0	В

E Always cleared.

- Z Contains the logical negation of the previous state of the source bit.
- V Always cleared.
- C Always cleared.
- N Contains the previous state of the source bit.

Mnemonic	Format	Bytes
$ extsf{BMOVN}$ bitaddr _{Z.z} , bitaddr _{Q.q}	3A QQ ZZ qz	4



BOR	Bit Logical OR	
Syntax	BOR	op1, op2
Operation	(op1)	< (op1) v (op2)
Data Types	BIT	

Description

Performs a single bit logical OR of the source bit specified by operand op2 with the destination bit specified by operand op1. The ORed result is then stored in op1.

Flags

E	Z	V	С	Ν
0	NOR	OR	AND	XOR

E Always cleared.
Z Contains the logical NOR of the two specified bits.
V Contains the logical OR of the two specified bits.
C Contains the logical AND of the two specified bits.
N Contains the logical XOR of the two specified bits.

Mnemonic		Format		Bytes	
BOR	$bitaddr_{Z.z}$,	bitaddr _{Q.q}	5A QQ ZZ	2 qz	4

BSET	Bit Set	
Syntax	BSET	opl
Operation	(op1)	< 1
Data Types	BIT	

Description

Sets the bit specified by op1. This instruction is primarily used for peripheral and system control.

Flags

E	Z	V	С	Ν
0	B	0	0	В

E Always cleared	
------------------	--

Z Contains the logical negation of the previous state of the specified bit.

V Always cleared.

C Always cleared.

N Contains the previous state of the specified bit.

Mnemonic		Format	Bytes
BSET	bitaddr _{Q.q}	qF QQ	2



BXOR	Bit Logical XOR		
Syntax	BXOR	op1, op2	
Operation	(op1)	< (op1) 🕀 (op2)	
Data Types	BIT		

Description

Performs a single bit logical EXCLUSIVE OR of the source bit specified by operand op2 with the destination bit specified by operand op1. The XORed result is then stored in op1.

Flags

E	Z	V	С	Ν
0	NOR	OR	AND	XOR

E Always cleared.
Z Contains the logical NOR of the two specified bits.
V Contains the logical OR of the two specified bits.
C Contains the logical AND of the two specified bits.
N Contains the logical XOR of the two specified bits.

Mnemonic	Format	Bytes
BXOR bitaddr _{Z.z} , bitaddr _{Q.q}	7A QQ ZZ qz	4

CALLA	Call Subroutine Absolute		
Syntax	CALLA	op1, op2	
Operation	IF (opl) THEN (SP) ((SP)) (IP) ELSE next instru END IF	< (SP) - 2 < (IP) < op2 ction	

If the condition specified by op1 is met, a branch to the absolute memory location specified by the second operand op2 is taken. The value of the instruction pointer, IP, is placed onto the system stack. Because the IP always points to the instruction following the branch instruction, the value stored on the system stack represents the return address of the calling routine. If the condition is not met, no action is taken and the next instruction is executed normally.

Condition Codes

See condition code Table 24 - page 35.

Flags

E		Z	v	С	Ν	
-		-	-	-	-	
E Z V C N	Not affe Not affe Not affe Not affe Not affe	cted cted cted				
Addressin	Addressing Modes					
Mnemonic			Format	Byte	es	
CALLA		cc, caddr	CA c0 MI	M MM 4		

57

CALLI	Call Subroutine Indirect		
Syntax	CALLI	opl, op2	
Operation	IF (opl) THEN (SP) ((SP)) (IP) ELSE next instructi END IF	< (SP) - 2 < (IP) < (op2) on	

Description

If the condition specified by op1 is met, a branch to the location specified indirectly by the second operand op2 is taken. The value of the instruction pointer, IP, is placed onto the system stack. Because the IP always points to the instruction following the branch instruction, the value stored on the system stack represents the return address of the calling routine. If the condition is not met, no action is taken and the next instruction is executed normally.

Condition Codes

See condition code Table 24 - page 35.

Flags

	E	Z	V	С	Ν	
	-	-	-	-	-	
E	Not affe	cted				
Z	Not affected					
V	Not affected					
С	Not affected					
Ν	Not affected					
Address	Addressing Modes					
Mnemon	lic		Format	Byte	e	

Minemonic		Format	Bytes
CALLI	cc, [Rw _n]	AB cn	2

CALLR	Call Subroutin	e Relative
Syntax	CALLR	opl
Operation	(SP) ((SP)) (IP)	< (SP) - 2 < (IP) < (IP) + sign_extend (op1)

A branch is taken to the location specified by the instruction pointer, IP, plus the relative displacement, op1. The displacement is a two's complement number which is sign extended and counts the relative distance in words. The value of the instruction pointer (IP) is placed onto the system stack. Because the IP always points to the instruction following the branch instruction, the value stored on the system stack represents the return address of the calling routine. The value of the IP used in the target address calculation is the address of the instruction following the CALLR instruction.

Condition Codes

See condition code Table 24 - page 35.

Flags

	Е	z	v	С	Ν
	-	-	-	-	-
E Z V C N	Not affe Not affe Not affe Not affe Not affe	cted cted cted			
Addressing Modes					

Mnemonic		Format	Bytes
CALLR	rel	BB rr	2

CALLS	Call Inter-Seg	ment Subroutine
Syntax	CALLS	opl, op2
Operation	(SP) ((SP)) (SP) ((SP)) (CSP) (IP)	< (SP) - 2 < (CSP) < (SP) - 2 < (IP) < op1 < op2

Description

A branch is taken to the absolute location specified by op2 within the segment specified by op1. The value of the instruction pointer (IP) is placed onto the system stack. Because the IP always points to the instruction following the branch instruction, the value stored on the system stack represents the return address to the calling routine. The previous value of the CSP is also placed on the system stack to insure correct return to the calling segment.

Condition Codes

See condition code Table 24 - page 35.

Flags

E		z	v	С	Ν
-		-	-	-	-
E Z V C N	Not affect Not affect Not affect Not affect Not affect	ed ed ed			
Addressin	g Modes				
Mnemonic			Format	Byte	S
CALLS		seg, caddr	DA ss MM	I MM 4	

CMP	Integer Compar	e
Syntax	CMP	op1, op2
Operation	(op1)	<> (op2)
Data Types	WORD	

Description

The source operand specified by op1 is compared to the source operand specified by op2 by performing a 2's complement binary subtraction of op2 from op1. The flags are set according to the rules of subtraction. The operands remain unchanged.

Flags

E	Z	V	С	Ν
*	*	*	S	*

E	Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z	Set if result equals zero. Cleared otherwise.

- V Set if an arithmetic underflow occurred, i.e. the result cannot be represented in the specified data type. Cleared otherwise.
- C Set if a borrow is generated. Cleared otherwise.
- N Set if the most significant bit of the result is set. Cleared otherwise.

Addressing Modes

57

Mnemonic		Format	Bytes
CMP	Rw _n , Rw _m	40 nm	2
CMP	Rw _n , [Rw _i]	48 n:10ii	2
CMP	Rw _n , [Rw _i +]	48 n:11ii	2
CMP	Rw _n , #data ₃	48 n:0###	2
CMP	reg, #data ₁₆	46 RR ## ##	4
CMP	reg, mem	42 RR MM MM	4

СМРВ	Integer Compar	e
Syntax	CMPB	opl, op2
Operation	(op1)	<> (op2)
Data Types	BYTE	

Description

The source operand specified by op1 is compared to the source operand specified by op2 by performing a 2's complement binary subtraction of op2 from op1. The flags are set according to the rules of subtraction. The operands remain unchanged

Flag

E	Z	V	С	Ν
*	*	*	S	*

E	Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
_	

Z Set if result equals zero. Cleared otherwise.

- V Set if an arithmetic underflow occurred, i.e. the result cannot be represented in the specified data type. Cleared otherwise.
- C Set if a borrow is generated. Cleared otherwise.
- N Set if the most significant bit of the result is set. Cleared otherwise.

Mnemonic		Format	Bytes
CMPB	Rb _n , Rb _m	41 nm	2
CMPB	Rb _n , [Rw _i]	49 n:10ii	2
CMPB	Rb _n , [Rw _i +]	49 n:11ii	2
CMPB	Rb_n , #data ₃	49 n:0###	2
CMPB	reg, #data ₁₆	47 RR ## ##	4
CMPB	reg, mem	43 RR MM MM	4

CMPD1	Integer Compar	e & Decrement by 1
Syntax	CMPD1	op1, op2
Operation	(opl) (opl)	<> (op2) < (op1) - 1
Data Types	WORD	

Description

This instruction is used to enhance the performance and flexibility of loops. The source operand specified by op1 is compared to the source operand specified by op2 by performing a 2's complement binary subtraction of op2 from op1. Operand op1 may specify ONLY GPR registers. Once the subtraction has completed, the operand op1 is decremented by one. Using the set flags, a branch instruction can then be used in conjunction with this instruction to form common high level language FOR loops of any range.

Flags

E	Z	V	С	Ν
*	*	*	S	*

E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.

Z Set if result equals zero. Cleared otherwise.

- V Set if an arithmetic underflow occurred, i.e. the result cannot be represented in the specified data type. Cleared otherwise.
- C Set if a borrow is generated. Cleared otherwise.
- N Set if the most significant bit of the result is set. Cleared otherwise.

Addressing Modes

Mnemonic		Format	Bytes
CMPD1	Rw_n , #data ₄	A0 #n	2
CMPD1	Rw_n , #data ₁₆	A6 Fn ## ##	4
CMPD1	Rw_n , mem	A2 Fn MM MM	4

CMPD2	Integer Compar	re & Decrement by 2
Syntax	CMPD2	op1, op2
Operation	(opl) (opl)	<> (op2) < (op1) - 2
Data Types	WORD	

Description

This instruction is used to enhance the performance and flexibility of loops. The source operand specified by op1 is compared to the source operand specified by op2 by performing a 2's complement binary subtraction of op2 from op1. Operand op1 may specify ONLY GPR registers. Once the subtraction has completed, the operand op1 is decremented by two. Using the set flags, a branch instruction can then be used in conjunction with this instruction to form common high level language FOR loops of any range.

Flags

E	Z	V	С	Ν
*	*	*	S	*

E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.

Z Set if result equals zero. Cleared otherwise.

- V Set if an arithmetic underflow occurred, i.e. the result cannot be represented in the specified data type. Cleared otherwise.
- C Set if a borrow is generated. Cleared otherwise.
- N Set if the most significant bit of the result is set. Cleared otherwise.

Mnemonic		Format	Bytes
CMPD2	Rw_n , #data ₄	B0 #n	2
CMPD2	Rw_n , #data ₁₆	B6 Fn ## ##	4
CMPD2	Rw _n , mem	B2 Fn MM MM	4

CMPI1	Integer	Compa	re a	&	Increment	by	1
Syntax	CMPI1	opl,	opź	2			
Operation	(op1) (op1)				> (op2) (op1) + 1		
Data Types	WORD						

Description

This instruction is used to enhance the performance and flexibility of loops. The source operand specified by op1 is compared to the source operand specified by op2 by performing a 2's complement binary subtraction of op2 from op1. Operand op1 may specify ONLY GPR registers. Once the subtraction has completed, the operand op1 is incremented by one. Using the set flags, a branch instruction can then be used in conjunction with this instruction to form common high level language FOR loops of any range.

Flags

E	Z	V	С	Ν
*	*	*	S	*

E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.

Z Set if result equals zero. Cleared otherwise.

V Set if an arithmetic underflow occurred, i.e. the result cannot be represented in the specified data type. Cleared otherwise.

C Set if a borrow is generated. Cleared otherwise.

N Set if the most significant bit of the result is set. Cleared otherwise.

Mnemonic		Format	Bytes
CMPI1	Rw_n , #data ₄	80 #n	2
CMPI1	Rw_n , #data ₁₆	86 Fn ## ##	4
CMPI1	Rw _n , mem	82 Fn MM MM	4

CMP12	Integer Compar	re & Increment by 2
Syntax	CMPI2	op1, op2
Operation	(opl) (opl)	<> (op2) < (op1) + 2
Data Types	WORD	

Description

This instruction is used to enhance the performance and flexibility of loops. The source operand specified by op1 is compared to the source operand specified by op2 by performing a 2's complement binary subtraction of op2 from op1. Operand op1 may specify ONLY GPR registers. Once the subtraction has completed, the operand op1 is incremented by two. Using the set flags, a branch instruction can then be used in conjunction with this instruction to form common high level language FOR loops of any range.

Flags

E	Z	V	С	Ν
*	*	*	S	*

E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.

Z Set if result equals zero. Cleared otherwise.

- V Set if an arithmetic underflow occurred, i.e. the result cannot be represented in the specified data type. Cleared otherwise.
- C Set if a borrow is generated. Cleared otherwise.
- N Set if the most significant bit of the result is set. Cleared otherwise.

Mnemonic		Format	Bytes
CMPI2	Rw_n , #data ₄	90 #n	2
CMPI2	Rw_n , #data ₁₆	96 Fn ## ##	4
CMPI2	Rw _n , mem	92 Fn MM MM	4

CPL	Integer One's	Complement
Syntax	CPL	opl
Operation	(op1)	< ¬(op1)
Data Types	WORD	

Description

Performs a 1's complement of the source operand specified by op1. The result is stored back into op1.

Flags

E	Z	v	С	Ν
*	*	0	0	*

E	Set if the value of op1 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z	Set if result equals zero. Cleared otherwise.
V	Always cleared.
С	Always cleared.
Ν	Set if the most significant bit of the result is set. Cleared otherwise.

Mnemonic		Format	Bytes
CPL	Rw _n	91 n0	2



CPLB	Integer	One's	Complement
Syntax	CPL		opl
Operation	(op1)		< ¬(op1)
Data Types	BYTE		

Description

Performs a 1's complement of the source operand specified by op1. The result is stored back into op1.

Flags

E	Z	v	С	Ν
*	*	0	0	*

E	Set if the value of op1 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z	Set if result equals zero. Cleared otherwise.
V	Always cleared.
С	Always cleared.
Ν	Set if the most significant bit of the result is set. Cleared otherwise.

Mnemonic		Format	Bytes
CPLB	Rb _n	B1 n0	2

DISWDT	Disable Watchdog Timer
Syntax	DISWDT
Operation	Disable the watchdog timer

This instruction disables the watchdog timer. The watchdog timer is enabled by a reset. The DISWDT instruction allows the watchdog timer to be disabled for applications which do not require a watchdog function. Following a reset, this instruction can be executed at any time until either a Service Watchdog Timer instruction (SRVWDT) or an End of Initialization instruction (EINIT) are executed. Once one of these instructions has been executed, the DISWDT instruction will have no effect. To insure that this instruction is not accidentally executed, it is implemented as a protected instruction.

Flags

57

	E	Z	v	С	Ν	
	-	-	-	-	-	
E	Not affect	ed				
Z	Not affect	ed				
V	Not affected					
С	Not affected					
Ν	Not affected					
Addressi	Addressing Modes					
Mnemoni	ic	Format	Bytes			

Mnemonic	Format	Bytes
DISWDT	A5 5A A5 A5	4

DIV	16-by-16 Signe	d Division
Syntax	DIV	opl
Operation	(MDL) (MDH)	< (MDL) / (opl) < (MDL) mod (opl)
Data Types	WORD	

Description

Performs a signed 16-bit by 16-bit division of the low order word stored in the MD register by the source word operand op1. The signed quotient is then stored in the low order word of the MD register (MDL) and the remainder is stored in the high order word of the MD register (MDH).

Flags

E	Z	v	С	Ν
0	*	S	0	*

E Always cleared.

Z Set if result equals zero. Cleared otherwise.

- V Set if an arithmetic overflow occurred, i.e. the result cannot be represented in a word data type, or if the divisor (op1) was zero. Cleared otherwise.
- C Always cleared.
- N Set if the most significant bit of the result is set. Cleared otherwise.

Mnemonic		Format	Bytes
DIV	Rw _n	4B nn	2

DIVL	32-by-16 Sign	ed Division
Syntax	DIVL	opl
Operation	(MDL) (MDH)	< (MD) / (opl) < (MD) mod (opl)
Data Types	WORD, DOUBLEW	ORD

Performs an extended signed 32-bit by 16-bit division of the two words stored in the MD register by the source word operand op1. The signed quotient is then stored in the low order word of the MD register (MDL) and the remainder is stored in the high order word of the MD register (MDH).

Flags

E	Z	V	С	Ν
0	*	S	0	*

E Always cleared.

Z Set if result equals zero. Cleared otherwise.

- V Set if an arithmetic overflow occurred, i.e. the result cannot be represented in a word data type, or if the divisor (op1) was zero. Cleared otherwise.
- C Always cleared.

N Set if the most significant bit of the result is set. Cleared otherwise.

Addressing Modes

Mnemonic		Format	Bytes
DIVL	Rw _n	6B nn	2

DIVLU	32-by-16 Unsig	ned Division
Syntax	DIVLU	opl
Operation	(MDL) (MDH)	< (MD) / (opl) < (MD) mod (opl)
Data Types	WORD, DOUBLEWC	PRD

Description

Performs an extended unsigned 32-bit by 16-bit division of the two words stored in the MD register by the source word operand op1. The unsigned quotient is then stored in the low order word of the MD register (MDL) and the remainder is stored in the high order word of the MD register (MDH).

Flags

E	Z	V	С	Ν
0	*	S	0	*

E Always cleared.

Z Set if result equals zero. Cleared otherwise.

V Set if an arithmetic overflow occurred, i.e. the result cannot be represented in a word data type, or if the divisor (op1) was zero. Cleared otherwise.

C Always cleared.

N Set if the most significant bit of the result is set. Cleared otherwise.

Mnemonic		Format	Bytes
DIVLU	Rw _n	7B nn	2

DIVU	16-by-16 Unsig	ned Division
Syntax	DIVU	opl
Operation	(MDL) (MDH)	< (MDL) / (opl) < (MDL) mod (opl)
Data Types	WORD	

Description

Performs an unsigned 16-bit by 16-bit division of the low order word stored in the MD register by the source word operand op1. The signed quotient is then stored in the low order word of the MD register (MDL) and the remainder is stored in the high order word of the MD register (MDH).

Flags

E	Z	v	С	Ν
0	*	S	0	*

E Always cleared.

Z Set if result equals zero. Cleared otherwise.

- V Set if an arithmetic overflow occurred, i.e. the result cannot be represented in a word data type, or if the divisor (op1) was zero. Cleared otherwise.
- C Always cleared.

N Set if the most significant bit of the result is set. Cleared otherwise.

Addressing Modes

Mnemonic		Format	Bytes
DIVU	Rw _n	5B nn	2

EINIT	End of Initialization
Syntax	EINIT
Operation	End of Initialization

Description

This instruction is used to signal the end of the initialization portion of a program. After a reset, the reset output pin RSTOUT is pulled low. It remains low until the EINIT instruction has been executed at which time it goes high. This enables the program to signal the external circuitry that it has successfully initialized the microcontroller. After the EINIT instruction has been executed, execution of the Disable Watchdog Timer instruction (DISWDT) has no effect. To insure that this instruction is not accidentally executed, it is implemented as a protected instruction.

Flags

	E	z	v	С	Ν
	-	-	-	-	-
E	Not affect	cted			
Z	Not affect	cted			
V	Not affect	cted			
С	Not affect	cted			
Ν	Not affect	cted			
Addressing Modes					
Mnemo	onic	Format	Bytes		

Mnemonic	Format	Bytes
EINIT	B5 4A B5 B5	4

EXTP	Begin EXTended	Page Sequence
Syntax	EXTP	opl, op2
Operation	Disable interr Data_Page = (o DO WHILE ((cou Next Instru	<pre>Definition # 0 AND Class_B_trap_condition # TRUE) action < (count) - 1 Definition </pre>

Overrides the standard DPP addressing scheme of the long and indirect addressing modes for a specified number of instructions. During their execution, both standard and PEC interrupts and class A hardware traps are locked. The EXTP instruction becomes immediately active such that no additional NOPs are required.

For any long ('mem') or indirect ([...]) address in the EXTP instruction sequence, the 10-bit page number (address bits A23-A14) is not determined by the contents of a DPP register but by the value of op1 itself. The 14-bit page offset (address bits A13-A0) is derived from the long or indirect address as usual. The value of op2 defines the length of the effected instruction sequence.

Note: The EXTP instruction must be used carefully (see Section 2.7 - ATOMIC and EXTended instructions on page 38).

Flags

I	E	z	v	С	Ν	
	-	-	-	-	-	
E	Not affe	cted				
Z	Not affe	cted				
V	Not affe	cted				
С	Not affe	cted				
Ν	Not affected					
Addressing Modes						
Mnemoni	с		Format		Bytes	
EXTP	Rwn	n, #data ₂	DC 01##:m		2	

EXTP	Rwm, #data ₂	DC 01##:m	2
EXTP	#pag, #data ₂	D7 01##:0 pp 0:00pp	4



EXTPR	Begin EXTended Page & Register Sequence	
Syntax	EXTPR op1, op2	
Operation	<pre>(count) < (op2) [1 ≤ op2 ≤ 4] Disable interrupts and Class A traps Data_Page = (op1) AND SFR_range = Extended DO WHILE ((count) ≠ 0 AND Class_B_trap_condition Next Instruction (count) < (count) - 1 END WHILE (count) = 0 Data_Page = (DPPx) AND SFR_range = Standard Enable interrupts and traps</pre>	≠ TRUE)

Description

Overrides the standard DPP addressing scheme of the long and indirect addressing modes and causes all SFR or SFR bit accesses via the 'reg', 'bitoff' or 'bitaddr' addressing modes being made to the Extended SFR space for a specified number of instructions. During their execution, both standard and PEC interrupts and class A hardware traps are locked. For any long ('mem') or indirect ([...]) address in the EXTP instruction sequence, the 10-bit page number (address bits A23-A14) is not determined by the contents of a DPP register but by the value of op1 itself. The 14-bit page offset (address bits A13-A0) is derived from the long or indirect address as usual. The value of op2 defines the length of the effected instruction sequence.

Note: The EXTPR instruction must be used carefully (see Section 2.7 - ATOMIC and EXTended instructions on page 38).

Flags

E		Z	v	С	Ν	
-		-	-	-	-	
Z N V N C N	lot affecte lot affecte lot affecte lot affecte lot affecte	nd nd nd				
Addressing Modes						
Mnemonic			Format	B	ytes	
EXTPR	Rwm,	#data ₂	DC 11##:m	2		

D7 11##:0 pp 0:00pp

4

EXTPR

#pag, #data₂

EXTR	Begin EXTended	Register Sequence
Syntax	EXTR	opl
Operation	Disable interr SFR_range = Ex DO WHILE ((cou	<pre>nt) ≠ 0 AND Class_B_trap_condition ≠ TRUE) Next Instruction < (count) - 1 andard</pre>

Causes all SFR or SFR bit accesses via the "reg", "bitoff" or "bitaddr" addressing modes being made to the Extended SFR space for a specified number of instructions. During their execution, both standard and PEC interrupts and class A hardware traps are locked.

The value of op1 defines the length of the effected instruction sequence.

Note: The EXTR instruction must be used carefully (see Section 2.7 - ATOMIC and EXTended instructions on page 38).

Flags

E		Z	v	С	Ν	
-		-	-	-	-	
E Z V C N	Not affected Not affected Not affected Not affected Not affected					
Addressing Modes						
Mnemonic Format Byte				s		
EXTR		#data ₂	D1 10##:	0 2		

EXTS	Begin EXTended	Segment Sequence
Syntax	EXTS	opl, op2
Operation	Disable interr Data_Segment = DO WHILE ((cou	<pre>< (op2) [1 ≤ op2 ≤ 4] upts and Class A traps (op1) nt) ≠ 0 AND Class_B_trap_condition ≠ TRUE) Next Instruction (count) < (count) - 1</pre>
	END WHILE (count) = 0 Data_Page = (D	
	Enable interru	pts and traps

Description

Overrides the standard DPP addressing scheme of the long and indirect addressing modes for a specified number of instructions. During their execution, both standard and PEC interrupts and class A hardware traps are locked. The EXTS instruction becomes immediately active such that no additional NOPs are required.

For any long ('mem') or indirect ([...]) address in an EXTS instruction sequence, the value of op1 determines the 8-bit segment (address bits A23-A16) valid for the corresponding data access. The long or indirect address itself represents the 16-bit segment offset (address bits A15-A0). The value of op2 defines the length of the effected instruction sequence.

Note: The EXTS instruction must be used carefully (see Section 2.7 - ATOMIC and EXTended instructions on page 38).

Flags

	E	Z	v	С	Ν		
	-	-	-	-	-		
E Z V C N	Not affe Not affe Not affe Not affe Not affe	cted cted cted					
Addres	Addressing Modes						

Mnemonic		Format	Bytes
EXTS	Rwm, #data ₂	DC 00##:m	2
EXTS	#seg, #data ₂	D7 00##:0 ss 00	4

4

EXTSR	Begin EXTended Segment & Register Sequence
Syntax	EXTSR op1, op2
Operation	<pre>(count) < (op2) [1 ≤ op2 ≤ 4] Disable interrupts and Class A traps Data_Segment = (op1) AND SFR_range = Extended DO WHILE ((count) ≠ 0 AND Class_B_trap_condition ≠ TRUE) Next Instruction (count) < (count) - 1 END WHILE (count) = 0 Data_Page = (DPPx) AND SFR_range = Standard Enable interrupts and traps</pre>

Description

Overrides the standard DPP addressing scheme of the long and indirect addressing modes and causes all SFR or SFR bit accesses via the 'reg', 'bitoff' or 'bitaddr' addressing modes being made to the Extended SFR space for a specified number of instructions. During their execution, both standard and PEC interrupts and class A hardware traps are locked. The EXTSR instruction becomes immediately active such that no additional NOPs are required. For any long ('mem') or indirect ([...]) address in an EXTSR instruction sequence, the value of op1 determines the 8-bit segment (address bits A23-A16) valid for the corresponding data access. The long or indirect address itself represents the 16-bit segment offset (address bits A15-A0). The value of op2 defines the length of the effected instruction sequence.

Note: The EXTSR instruction must be used carefully (see Section 2.7 - ATOMIC and EXTended instructions on page 38).

Flags

E		z		v	С	Ν
-		-		-	-	-
Z V C	Not affeo Not affeo Not affeo Not affeo Not affeo	cted cted cted				
Addressing Modes						
Mnemonic				Format	Byte	S
EXTSR		Rwm,	#data ₂	DC 10#‡	‡:m 2	

#seg, #data₂ D7 10##:0 ss 00

EXTSR

IDLE	Enter	Idle	Mode
Syntax	IDLE		
Operation	Enter	Idle	Mode

Description

This instruction causes the part to enter the idle mode. In this mode, the CPU is powered down while the peripherals remain running. It remains powered down until a peripheral interrupt or external interrupt occurs. To insure that this instruction is not accidentally executed, it is implemented as a protected instruction.

Flags

E		Z		v		С	Ν
-		-		-		-	-
E	Not affe	cted					
Z	Not affe	cted					
V	Not affe	cted					
С	Not affe	cted					
Ν	Not affe	cted					
Addressing Modes							
Mnemonic			Format			Bytes	
IDLE			87 78	87 87		4	

JB	Relative Jump if Bit Set				
Syntax	JB	opl, op2			
Operation	IF (op1) = 1 7 (IP) ELSE	THEN < (IP) + sign_extend (op2)			
	END IF	Next Instruction			
Data Types	BIT				

If the bit specified by op1 is set, program execution continues at the location of the instruction pointer, IP, plus the specified displacement, op2. The displacement is a two's complement number which is sign extended and counts the relative distance in words. The value of the IP used in the target address calculation is the address of the instruction following the JB instruction. If the specified bit is clear, the instruction following the JB instruction is executed.

Flags

	E	z	v	С	Ν	
	-	-	-	-	-	
E	Not affe	cted				
Z	Not affected					
V	Not affe	cted				
С	Not affe	cted				
Ν	Not affected					
۸ ما ما بر م	aaina Madaa					

Mnemonic			Format	t	Bytes
JB	bitaddr _{Q.q} ,	rel	8A QQ	rr q0	4

JBC	Relative Jump if Bit Set & Clear Bit
Syntax	JBC op1, op2
Operation	<pre>IF (opl) = 1 THEN (opl) = 0 (IP) < (IP) + sign_extend (op2) ELSE Next Instruction END IF</pre>
Data Types	BIT

Description

If the bit specified by op1 is set, program execution continues at the location of the instruction pointer, IP, plus the specified displacement, op2. The bit specified by op1 is cleared, allowing implementation of semaphore operations. The displacement is a two's complement number which is sign extended and counts the relative distance in words. The value of the IP used in the target address calculation is the address of the instruction following the JBC instruction. If the specified bit was clear, the instruction following the JBC instruction.

Flags

E	Z	V	С	Ν
0	B	0	0	В

7	Contains logical populian of the previous state of the presided bit
Z	Contains logical negation of the previous state of the specified bit.

V Always cleared

C Always cleared

N Contains the previous state of the specified bit.

Mnemonic			Format		Bytes
JBC	bitaddr _{Q.q} , r	cel	AA QQ ri	2 q0	4

JMPA	Absolute Condi	tional Jump
Syntax	JMPA	opl, op2
Operation	IF (opl) = 1 7 (IP) ELSE Next Instru END IF	< op2

If the condition specified by op1 is met, a branch to the absolute address specified by op2 is taken. If the condition is not met, no action is taken, and the instruction following the JMPA instruction is executed normally.

Condition Codes

See Condition code Table 24 - page 35.

Flags

	E	z	v	С	Ν
	-	-	-	-	-
E Z V C N	Not affe Not affe Not affe Not affe Not affe	cted cted cted			
Address	sing Modes				

Mnemonic		Format	Bytes
JMPA	cc, caddr	EA c0 MM MM	4

JMPI	Indirect	Conditional Jump
Syntax	JMPI	opl, op2
Operation	IF (opl) (IP) ELSE Next I END IF	

Description

If the condition specified by op1 is met, a branch to the absolute address specified by op2 is taken. If the condition is not met, no action is taken, and the instruction following the JMPI instruction is executed normally.

Condition Codes

See Condition code Table 24 - page 35.

Flags

	E	z	v	С	Ν
	-	-	-	-	-
E Z V C N	Not affe Not affe Not affe Not affe Not affe	cted cted cted			
Addressing Modes					

Mnemonic		Format	Bytes
JMPI	cc, [Rw _n]	9C cn	2

JMPR	Relative Condi	tional Jump
Syntax	JMPR	opl, op2
Operation	IF (op1) = 1 T (IP) ELSE Next Instru- END IF	< (IP) + sign_extend (op2)

If the condition specified by op1 is met, program execution continues at the location of the instruction pointer, IP, plus the specified displacement, op2. The displacement is a two's complement number which is sign extended and counts the relative distance in words. The value of the IP used in the target address calculation is the address of the instruction following the JMPR instruction. If the specified condition is not met, program execution continues normally with the instruction following the JMPR instruction.

Condition Codes

See condition code Table 24 - page 35.

Flags

	E	z	v	С	Ν
	-	-	-	-	-
E	Not affe	cted			

E	INOT	anected	

Z Not affected

V Not affected

C Not affected

N Not affected

Mnemonic		Format	Bytes
JMPR	cc, rel	cD rr	2

JMPS	Absolute Inte	r-Segment Jump
Syntax	JMPS	opl, op2
Operation	(CSP) (IP)	< op1 < op2

Description

Branches unconditionally to the absolute address specified by op2 within the segment specified by op1.

Flags

E	Z	V	С	Ν
-	-	-	-	-

- E Not affected Z Not affected
- V Not affected
- C Not affected
- N Not affected

Mnemonic		Format	Bytes
JMPS	seg, caddr	FA ss MM MM	4

JNB	Relative Jump if Bit Clear
Syntax	JNB op1, op2
Operation	IF (op1) = 0 THEN (IP) < (IP) + sign_extend (op2) ELSE
	Next Instruction END IF
Data Types	BIT

If the bit specified by op1 is clear, program execution continues at the location of the instruction pointer, IP, plus the specified displacement, op2. The displacement is a two's complement number which is sign extended and counts the relative distance in words. The value of the IP used in the target address calculation is the address of the instruction following the JNB instruction. If the specified bit is set, the instruction following the JNB instruction is executed.

Flags

E		Z	V	С	Ν
-		-	-	-	-
E	Not affected				
Z	Not affected				
V	Not affected				
С	Not affected				
Ν	Not affected				

Mnemonic		Format	Bytes
JNB	bitaddr _{Q.q} , rel	9A QQ rr q0	4

JNBS	Relative Jump if Bit Clear & Set Bit
Syntax	JNBS op1, op2
Operation	<pre>IF (opl) = 0 THEN (opl) = 1 (IP) < (IP) + sign_extend (op2) ELSE Next Instruction END IF</pre>
Data Types	BIT

Description

If the bit specified by op1 is clear, program execution continues at the location of the instruction pointer, IP, plus the specified displacement, op2. The bit specified by op1 is set, allowing implementation of semaphore operations. The displacement is a two's complement number which is sign extended and counts the relative distance in words. The value of the IP used in the target address calculation is the address of the instruction following the JNBS instruction. If the specified bit was set, the instruction following the JNBS instruction is executed.

Flags

E	Z	V	С	Ν
0	B	0	0	В

E Always cleared.

Z Contains logical negation of the previous state of the specified bit.

V Always cleared.

C Always cleared.

N Contains the previous state of the specified bit.

Mnemonic		Format	Bytes
JNBS	bitaddr _{Q.q} , rel	BA QQ rr q0	4

MOV	Move Data	
Syntax	MOV	opl, op2
Operation	(op1)	< (op2)
Data Types	WORD	

Description

Moves the contents of the source operand specified by op2 to the location specified by the destination operand op1. The contents of the moved data is examined, and the flags are updated accordingly.

Flags

E	Z	V	С	Ν
*	*	-	-	*

 E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
 Z Set if the value of the source operand op2 equals zero. Cleared otherwise.
 V Not affected.
 C Not affected.
 N Set if the most significant bit of the source operand op2 is set. Cleared otherwise.

MOV Rw _n , Rw _m F0 nm 2	
MOV Rw_n , #data ₄ E0 #n 2	
MOV reg, #data ₁₆ E6 RR ## ## 4	
MOV Rw _n , [Rw _m] A8 nm 2	
MOV Rw _n , [Rw _m +] 98 nm 2	
MOV [Rw _m], Rw _n B8 nm 2	
MOV [-Rw _m], Rw _n 88 nm 2	
MOV $[Rw_n]$, $[Rw_m]$ C8 nm 2	
MOV $[Rw_n+]$, $[Rw_m]$ D8 nm 2	
MOV $[Rw_n]$, $[Rw_m+]$ E8 nm 2	
MOV Rw_n , $[Rw_m + #data_{16}]$ D4 nm ## ## 4	
MOV $[Rw_m + #data_{16}], Rw_n$ C4 nm ## ## 4	
MOV [Rw_n], mem 84 On MM MM 4	
MOV mem, [Rw _n] 94 0n MM MM 4	
MOV reg, mem F2 RR MM MM 4	
MOV mem, reg F6 RR MM MM 4	

MOVB	Move Data	
Syntax	MOVB	opl, op2
Operation	(op1)	< (op2)
Data Types	BYTE	

Description

Moves the contents of the source operand specified by op2 to the location specified by the destination operand op1. The contents of the moved data is examined, and the flags are updated accordingly.

Flags

E	Z	V	С	Ν
*	*	-	-	*

 E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
 Z Set if the value of the source operand op2 equals zero. Cleared otherwise.
 V Not affected.
 C Not affected.
 N Set if the most significant bit of the source operand op2 is set. Cleared otherwise.

Mnemonic		Format	Bytes
MOVB	Rb _n , Rb _m	F1 nm	2
MOVB	Rb _n , #data ₄	El #n	2
MOVB	reg, #data ₁₆	E7 RR ## ##	4
MOVB	Rb _n , [Rw _m]	A9 nm	2
MOVB	Rb _n , [Rw _m +]	99 nm	2
MOVB	[Rw _m], Rb _n	B9 nm	2
MOVB	$[-Rw_m]$, Rb_n	89 nm	2
MOVB	[Rw _n], [Rw _m]	C9 nm	2
MOVB	$[Rw_n +]$, $[Rw_m]$	D9 nm	2
MOVB	$[Rw_n]$, $[Rw_m+]$	E9 nm	2
MOVB	Rb_n , [Rw_m +#data ₁₆]	F4 nm ## ##	4
MOVB	[Rw_m +#data ₁₆], Rb_n	E4 nm ## ##	4
MOVB	[Rw _n], mem	A4 On MM MM	4
MOVB	mem, [Rw _n]	B4 On MM MM	4
MOVB	reg, mem	F3 RR MM MM	4
MOVB	mem, reg	F7 RR MM MM	4

MOVBS	Move Byte Sign Exten	d
Syntax	MOVBS	opl, op2
Operation	<pre>(low byte opl) IF (op2₇) = 1 THEN (high byte opl) ELSE (high byte opl) END IF</pre>	
Data Types	WORD, BYTE	

Moves and sign extends the contents of the source byte specified by op2 to the word location specified by the destination operand op1. The contents of the moved data is examined, and the flags are updated accordingly.

Flags

E	Z	V	С	Ν
0	*	-	-	*

Е	Always cleared.
Z	Set if the value of the source operand op2 equals zero. Cleared otherwise.
V	Not affected.
С	Not affected.

N Set if the most significant bit of the source operand op2 is set. Cleared otherwise.

Addressing Modes

Mnemonic		Format	Bytes
MOVBS	Rb _n , Rb _m	D0 mn	2
MOVBS	reg, mem	D2 RR MM MM	4
MOVBS	mem, reg	D5 RR MM MM	4

MOVBZ	Move Byte Zero Ex	tend
Syntax	MOVBZ	opl, op2
Operation	(low byte opl) (high byte opl)	< (op2) < 00 _h
Data Types	WORD, BYTE	

Description

Moves and zero extends the contents of the source byte specified by op2 to the word location specified by the destination operand op1. The contents of the moved data is examined, and the flags are updated accordingly.

Flags

E	Z	V	С	Ν
0	*	-	-	0

- E Always cleared.
- Z Set if the value of the source operand op2 equals zero. Cleared otherwise.
- V Not affected.
- C Not affected.
- N Always cleared.

Mnemonic		Format	Bytes
MOVBZ	Rb _n , Rb _m	C0 mn	2
MOVBZ	reg, mem	C2 RR MM MM	4
MOVBZ	mem, reg	C5 RR MM MM	4

MUL	Signed Multiplication		
Syntax	MUL	opl, op2	
Operation	(MD)	< (op1) * (op2)	
Data Types	WORD		

Description

Performs a 16-bit by 16-bit signed multiplication using the two words specified by operands op1 and op2 respectively. The signed 32-bit result is placed in the MD register.

Flags

E	Z	V	С	Ν
0	*	S	0	*

E Always cleared.
Z Set if the result equals zero. Cleared otherwise.
V This bit is set if the result cannot be represented in a word data type. Cleared otherwise.
C Always cleared.
N Set if the most significant bit of the result is set. Cleared otherwise.

Addressing Modes

Mnemonic		Format	Bytes
MUL	Rw _n , Rw _m	0B nm	2

MULU	Unsigned Multi	plication
Syntax	MULU	op1, op2
Operation	(MD)	< (op1) * (op2)
Data Types	WORD	

Description

Performs a 16-bit by 16-bit unsigned multiplication using the two words specified by operands op1 and op2 respectively. The unsigned 32-bit result is placed in the MD register.

Flags

E	Z	V	С	Ν
0	*	S	0	*

E Always cleared.
Z Set if the result equals zero. Cleared otherwise.
V This bit is set if the result cannot be represented in a word data type. Cleared otherwise.
C Always cleared.
N Set if the most significant bit of the result is set. Cleared otherwise.

Mnemonic		Format	Bytes
MULU	Rw _n , Rw _m	1B nm	2

NEG	Integer Two's	Complement
Syntax	NEG	opl
Operation	(op1)	< 0 - (op1)
Data Types	WORD	

Description

Performs a binary 2's complement of the source operand specified by op1. The result is then stored in op1.

Flags

E	Z	V	С	Ν
*	*	*	S	*

E Set if the value of op1 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.

Z Set if result equals zero. Cleared otherwise.

- V Set if an arithmetic underflow occurred, i.e. the result cannot be represented in the specified data type. Cleared otherwise.
- C Set if a borrow is generated. Cleared otherwise.
- N Set if the most significant bit of the result is set. Cleared otherwise.

Addressing Modes

Mnemonic		Format	Bytes
NEG	Rw _n	81 n0	2

NEGB	Integer Two's	Complement
Syntax	NEGB	opl
Operation	(op1)	< 0 - (op1)
Data Types	BYTE	

Description

Performs a binary 2's complement of the source operand specified by op1. The result is then stored in op1.

Flags

E	Z	V	С	Ν
*	*	*	S	*

E Set if the value of op1 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.

- Z Set if result equals zero. Cleared otherwise.
- V Set if an arithmetic underflow occurred, i.e. the result cannot be represented in the specified data type. Cleared otherwise.
- C Set if a borrow is generated. Cleared otherwise.
- N Set if the most significant bit of the result is set. Cleared otherwise.

Mnemonic		Format	Bytes
NEGB	Rb _n	A1 n0	2

NOP	No Operation	
Syntax	NOP	
Operation	No Operation	

This instruction causes a null operation to be performed. A null operation causes no change in the status of the flags.

Flags

E	Z	v	С	Ν
-	-	-	-	-

Е	Not affected
Z	Not affected
V	Not affected

V

С Not affected Ν Not affected

Mnemonic	Format	Bytes
NOP	CC 00	2

OR	Logical OR	
Syntax	OR	opl, op2
Operation	(opl)	< (op1) v (op2)
Data Types	WORD	

Description

Performs a bitwise logical OR of the source operand specified by op2 and the destination operand specified by op1. The result is then stored in op1.

Flags

E	Z	V	С	Ν
*	*	0	0	*

E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.

- V Always cleared.
- C Always cleared.

N Set if the most significant bit of the result is set. Cleared otherwise.

Mnemonic		Format	Bytes
OR	Rw _n , Rw _m	70 nm	2
OR	Rw _n , [Rw _i]	78 n:10ii	2
OR	Rw _n , [Rw _i +]	78 n:11ii	2
OR	Rw _n , #data ₃	78 n:0###	2
OR	reg, #data ₁₆	76 RR ## ##	4
OR	reg, mem	72 RR MM MM	4
OR	mem, reg	74 RR MM MM	4

ORB	Logical OR	
Syntax	ORB	opl, op2
Operation	(op1)	< (op1) v (op2)
Data Types	BYTE	

Description

Performs a bitwise logical OR of the source operand specified by op2 and the destination operand specified by op1. The result is then stored in op1.

Flags

E	Z	V	С	Ν
*	*	0	0	*

E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.

- V Always cleared.
- C Always cleared.

N Set if the most significant bit of the result is set. Cleared otherwise.

Addressing Modes

Mnemonic		Format	Bytes
ORB	Rb _n , Rb _m	71 nm	2
ORB	Rb _n , [Rw _i]	79 n:10ii	2
ORB	Rb _n , [Rw _i +]	79 n:11ii	2
ORB	$ ext{Rb}_{ ext{n}}$, #data $_3$	79 n:0###	2
ORB	reg, #data ₁₆	77 RR ## ##	4
ORB	reg, mem	73 RR MM MM	4
ORB	mem, reg	75 RR MM MM	4

PCALL	Push Word & Ca	ll Subroutine Absolute
Syntax	PCALL	op1, op2
Operation	(tmp) (SP) ((SP)) (SP) ((SP)) (IP)	< (opl) < (SP) - 2 < (tmp) < (SP) - 2 < (IP) < op2
Data Types	WORD	

Description

Pushes the word specified by operand op1 and the value of the instruction pointer, IP, onto the system stack, and branches to the absolute memory location specified by the second operand op2. Because IP always points to the instruction following the branch instruction, the value stored on the system stack represents the return address of the calling routine.

Flags

E	Z	v	С	Ν
*	*	-	-	*

E Set if the value of the pushed operand op1 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.

V Not affected.

C Not affected.

N Set if the most significant bit of the pushed operand op1 is set. Cleared otherwise.

Mnemonic		Format	Bytes
PCALL	reg, caddr	E2 RR MM MM	4

POP	Pop Word from	System Stack
Syntax	POP	opl
Operation	(tmp) (SP) (op1)	< ((SP)) < (SP) + 2 < (tmp)
Data Types	WORD	

Description

Pops one word from the system stack specified by the Stack Pointer into the operand specified by op1. The Stack Pointer is then incremented by two.

Flags

E	Z	v	С	Ν
*	*	-	-	*

E Set if the value of the popped word represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.

- Z Set if the value of the popped word equals zero. Cleared otherwise.
- V Not affected.
- C Not affected.

N Set if the most significant bit of the popped word is set. Cleared otherwise.

Addressing Modes

Mnemonic		Format	Bytes
POP	reg	FC RR	2

PRIOR	Prioritize Reg	ister
Syntax	PRIOR	opl, op2
Operation	(tmp _n) (count) END WHILE	
Data Types	WORD	

Description

This instruction stores a count value in the word operand specified by op1 indicating the number of single bit shifts required to normalize the operand op2 so that its most significant bit is equal to one. If the source operand op2 equals zero, a zero is written to operand op1 and the zero flag is set. Otherwise the zero flag is cleared.

Flags

Е	Z	V	С	Ν
0	*	0	0	0

- Z Set if the source operand op2 equals zero. Cleared otherwise.
- V Always cleared.
- C Always cleared.
- N Always cleared.

Mnemonic		Format	Bytes
PRIOR	Rw _n , Rw _m	2B nm	2

PUSH	Push Word on	System Stack
Syntax	PUSH	opl
Operation	(tmp) (SP) ((SP))	< (op1) < (SP) - 2 < (tmp)
Data Types	WORD	

Description

Moves the word specified by operand op1 to the location in the internal system stack specified by the Stack Pointer, after the Stack Pointer has been decremented by two.

Flags

57

E	Z	V	С	Ν
*	*	-	-	*

E Set if the value of the pushed word represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.

Z Set if the value of the pushed word equals zero. Cleared otherwise.

V Not affected.

C Not affected.

N Set if the most significant bit of the pushed word is set. Cleared otherwise.

Mnemonic		Format	Bytes
PUSH	reg	EC RR	2

PWRDN	Enter	Power	Down	Mode
Syntax	PWRDN			
Operation	Enter	Power	Down	Mode

Description

This instruction causes the part to enter the power down mode. In this mode, all peripherals and the CPU are powered down until the part is externally reset. To insure that this instruction is not accidentally executed, it is implemented as a protected instruction. To further control the action of this instruction, the PWRDN instruction is only enabled when the non-maskable interrupt pin (NMI) is in the low state. Otherwise, this instruction has no effect.

Flags

	Е	Z	V	С	Ν
	-	-	-	-	-
Е	Not affe	cted			
Z	Not affected				
V	Not affected				
С	Not affected				
Ν	Not affected				

Mnemonic	Format	Bytes
PWRDN	97 68 97 97	4

RET	Return from Subroutine
Syntax	RET
Operation	(IP) < ((SP)) (SP) < (SP) + 2

Description

Returns from a subroutine. The IP is popped from the system stack. Execution resumes at the instruction following the CALL instruction in the calling routine.

Flags

E	Z	v	С	Ν
-	-	-	-	-

E	Not affected
Z	Not affected

V Not affected

C Not affected

N Not affected

Mnemonic	Format	Bytes
RET	CB 00	2

RETI	Return from In	terrupt Routine
Syntax	RETI	
Operation	(IP) (SP) IF (SYSCON.SGT (CSP) (SP) END IF (PSW) (SP)	<pre>< ((SP)) < (SP) + 2 DIS=0) THEN < ((SP)) < (SP) + 2 < ((SP)) < (SP) + 2</pre>

Description

Returns from an interrupt routine. The PSW, IP, and CSP are popped off the system stack. Execution resumes at the instruction which had been interrupted. The previous system state is restored after the PSW has been popped. The CSP is only popped if segmentation is enabled. This is indicated by the SGTDIS bit in the SYSCON register.

Flags

E	Z	V	С	Ν
S	S	S	S	S

Z Restored from the PSW popped from stack.

V Restored from the PSW popped from stack.

C Restored from the PSW popped from stack.

N Restored from the PSW popped from stack.

Mnemonic	Format	Bytes
RETI	FB 88	2

RETP	Return from Su	ubroutine & Pop Word
Syntax	RETP	opl
Operation	(IP) (SP) (tmp) (SP) (op1)	< ((SP)) < (SP) + 2 < ((SP)) < (SP) + 2 < (tmp)
Data Types	WORD	

Description

Returns from a subroutine. The IP is first popped from the system stack and then the next word is popped from the system stack into the operand specified by op1. Execution resumes at the instruction following the CALL instruction in the calling routine.

Flags

	E	Z	v	С	Ν
	*	*	-	-	*
E			opped into operand op Used to signal the en		est possible negative
Ζ	Set if the	e value of the word p	opped into operand c	p1 equals zero. Clea	ared otherwise.

V Not affected. C Not affected.

C Not affected.

N Set if the most significant bit of the word popped into operand op1 is set. Cleared otherwise.

Addressing Modes

Mnemonic		Format	Bytes
RETP	reg	EB RR	2

RETS	Return from I	nter-Segment	Subroutine
Syntax	RETS		
Operation	(IP) (SP) (CSP) (SP)	< ((SP)) < (SP) + < ((SP)) < (SP) +	

Description

Returns from an inter-segment subroutine. The IP and CSP are popped from the system stack. Execution resumes at the instruction following the CALLS instruction in the calling routine.

Flags

	Е	Z	V	С	Ν
	-	-	-	-	-
F	Not offo	otod			
	Not affe				

- Z Not affected V Not affected
- C Not affected
- N Not affected

Mnemonic	Format	Bytes
RETS	DB 00	2

ROL	Rotate Left	
Syntax	ROL	opl, op2
Operation	(C) DO WHILE (coun (C) (opl_n) (opl_0)	<pre>< (opl₁₅) < (opl_{n-1}) [n=115]</pre>
Data Types	WORD	

Description

Rotates the destination word operand op1 left by as many times as specified by the source operand op2. Bit 15 is rotated into Bit 0 and into the Carry. Only shift values between 0 and 15 are allowed. When using a GPR as the count control, only the least significant 4 bits are used.

Flags

57

E	Z	v	С	Ν
0	*	0	S	*

E Always cle

Z Set if result equals zero. Cleared otherwise.

V Always cleared.

C The carry flag is set according to the last most significant bit shifted out of op1. Cleared for a rotate count of zero.

N Set if the most significant bit of the result is set. Cleared otherwise.

Mnemonic		Format	Bytes
ROL	Rw _n , Rw _m	0C nm	2
ROL	Rw_n , #data $_4$	1C #n	2

ROR	Rotate Right	
Syntax	ROR op1, op2	
Operation	(V) DO WHILE (coun (V) (C) (opl _n) (opl ₁₅)	<pre>< 0 < 0 it) \neq 0 < (V) v (C) < (opl_0) < (opl_{n+1}) [n=014]</pre>
Data Types	WORD	

Description

Rotates the destination word operand op1 right by as many times as specified by the source operand op2. Bit 0 is rotated into Bit 15 and into the Carry. Only shift values between 0 and 15 are allowed. When using a GPR as the count control, only the least significant 4 bits are used.

Flags

E	Z	V	С	Ν
0	*	S	S	*

E	Always cleared.
Z	Set if result equals zero. Cleared otherwise.
V	Set if in any cycle of the rotate operation a '1' is shifted out of the carry flag. Cleared for a rotate count of zero.
С	The carry flag is set according to the last least significant bit shifted out of op1. Cleared for a rotate count of zero.
Ν	Set if the most significant bit of the result is set. Cleared otherwise.

Mnemonic			Format	Bytes
ROR	Rw _n ,	Rw _m	2C nm	2
ROR	Rw _n ,	#data ₄	3C #n	2

SCXT	Switch Context	
Syntax	SCXT	opl, op2
Operation	(tmp1) (tmp2) (SP) ((SP)) (op1)	< (op1) <(op2) < (SP) - 2 < (tmp1) < (tmp2)
Data Types	WORD	

Description

Used to switch contexts for any register. Switching context is a push and load operation. The contents of the register specified by the first operand, op1, are pushed onto the stack. That register is then loaded with the value specified by the second operand, op2.

Flags

	E	z	v	С	Ν
	-	-	-	-	-
E	Not affe	cted			
Z	Not affe	cted			
V	Not affe	cted			
С	Not affe	cted			
Ν	Not affe	cted			
Addre	ssing Modes				
Mnem	onic		Format	Byte	S

Willemonic		Tornat	Dytes
SCXT	reg, #data ₁₆	C6 RR ## ##	4
SCXT	reg, mem	D6 RR MM MM	4

SHL	Shift Left	
Syntax	SHL	opl, op2
Operation	(C) DO WHILE (cour (C) (opl_n) (opl_0)	<pre> (opl₁₅) < (opl_{n-1}) [n=115]</pre>
Data Types	WORD	

Description

Shifts the destination word operand op1 left by as many times as specified by the source operand op2. The least significant bits of the result are filled with zeros accordingly. The most significant bit is shifted into the Carry. Only shift values between 0 and 15 are allowed. When using a GPR as the count control, only the least significant 4 bits are used.

Flags

E	Z	V	С	Ν
0	*	0	S	*

E	Always cleared.
Z	Set if result equals zero. Cleared otherwise.
V	Always cleared.
С	The carry flag is set according to the last most significant bit shifted out of op1. Cleared for a shift count of zero.
Ν	Set if the most significant bit of the result is set. Cleared otherwise.

Mnemonic		Format	Bytes
SHL	Rw _n , Rw _m	4C nm	2
SHL	Rw_n , #data ₄	5C #n	2

SHR	Shift Right	
Syntax	SHR	opl, op2
Operation	(C) (V) DO WHILE (coun (V) (C) (opl _n) (opl ₁₅)	< (C) v (V) < (opl ₀) < (opl _{n+1}) [n=014]
Data Types	WORD	

Description

Shifts the destination word operand op1 right by as many times as specified by the source operand op2. The most significant bits of the result are filled with zeros accordingly. Since the bits shifted out effectively represent the remainder, the Overflow flag is used instead as a Rounding flag. This flag together with the Carry flag helps the user to determine whether the remainder bits lost were greater than, less than or equal to one half an least significant bit. Only shift values between 0 and 15 are allowed. When using a GPR as the count control, only the least significant 4 bits are used.

Flags

E	Z	v	С	Ν
0	*	S	S	*

E Always cleared.

Z Set if result equals zero. Cleared otherwise.

V Set if in any cycle of the shift operation a '1' is shifted out of the carry flag. Cleared for a shift count of zero.

- C The carry flag is set according to the last least significant bit shifted out of op1. Cleared for a shift count of zero.
- N Set if the most significant bit of the result is set. Cleared otherwise.

Addressing Modes

Mnemonic		Format	Bytes
SHR	Rw _n , Rw _m	6C nm	2
SHR	Rw_n , #data ₄	7C #n	2

SRST	Software Reset
Syntax	SRST
Operation	Software Reset

Description

This instruction is used to perform a software reset. A software reset has the same effect on the microcontroller as an externally applied hardware reset. To insure that this instruction is not accidentally executed, it is implemented as a protected instruction.

Flags

	Е	Z	v	С	Ν
	0	0	0	0	0
E Z V C					

N Always cleared.

Mnemonic	Format	Bytes
SRST	B7 48 B7 B7	4

SRVWDT	Service	Watchdog	Timer

Syntax	SRVWDT

Operation Service Watchdog Timer

Description

This instruction services the Watchdog Timer. It reloads the high order byte of the Watchdog Timer with a preset value and clears the low byte on every occurrence. Once this instruction has been executed, the watchdog timer cannot be disabled. To insure that this instruction is not accidentally executed, it is implemented as a protected instruction.

Flags

	E	z	v	С	Ν	
	-	-	-	-	-	
E	Not affe	ected.				
Z	Not affe	ected.				
V	Not affe	ected.				
С	Not affe	ected.				

N Not affected.

Mnemonic	Format	Bytes
SRVWDT	A7 58 A7 A7	4

SUB	Integer Subtra	action
Syntax	SUB	op1, op2
Operation	(op1)	< (op1) - (op2)
Data Types	WORD	

Description

Performs a 2's complement binary subtraction of the source operand specified by op2 from the destination operand specified by op1. The result is then stored in op1.

Flags

E	Z	V	С	Ν
*	*	*	S	*

E	Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z	Set if result equals zero. Cleared otherwise.
V	Set if an arithmetic underflow occurred, i.e. the result cannot be represented in the specified data type. Cleared otherwise.
С	Set if a borrow is generated. Cleared otherwise.
Ν	Set if the most significant bit of the result is set. Cleared otherwise.

Mnemonic		Format	Bytes
SUB	Rw _n , Rw _m	20 nm	2
SUB	Rw _n , [Rw _i]	28 n:10ii	2
SUB	Rw _n , [Rw _i +]	28 n:11ii	2
SUB	Rw_n , #data ₃	28 n:0###	2
SUB	reg, #data ₁₆	26 RR ## ##	4
SUB	reg, mem	22 RR MM MM	4
SUB	mem, reg	24 RR MM MM	4

SUBB	Integer Subtra	lction
Syntax	SUBB	op1, op2
Operation	(op1)	< (op1) - (op2)
Data Types	BYTE	

Description

Performs a 2's complement binary subtraction of the source operand specified by op2 from the destination operand specified by op1. The result is then stored in op1.

Flags

E	Z	V	С	Ν
*	*	*	S	*

E	Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z	Set if result equals zero. Cleared otherwise.
V	Set if an arithmetic underflow occurred, ie. the result cannot be represented in the specified data type. Cleared otherwise.
С	Set if a borrow is generated. Cleared otherwise.
Ν	Set if the most significant bit of the result is set. Cleared otherwise.

Addressing Modes

57

Mnemonic		Format	Bytes
SUBB	Rb _n , Rb _m	21 nm	2
SUBB	Rb _n , [Rw _i]	29 n:10ii	2
SUBB	Rb _n , [Rw _i +]	29 n:11ii	2
SUBB	Rb _n , #data ₃	29 n:0###	2
SUBB	reg, #data ₁₆	27 RR ## ##	4
SUBB	reg, mem	23 RR MM MM	4
SUBB	mem, reg	25 RR MM MM	4

117/172

SUBC	Integer Subtra	action with Carry
Syntax	SUBC	opl, op2
Operation	(op1)	< (op1) - (op2) - (C)
Data Types	WORD	

Description

Performs a 2's complement binary subtraction of the source operand specified by op2 and the previously generated carry bit from the destination operand specified by op1. The result is then stored in op1. This instruction can be used to perform multiple precision arithmetic.

Flags

E	Z	v	С	Ν
*	S	*	S	*

E	Set if the value of op2 represents the lowest possible negative number. Cleared otherwise.
	Used to signal the end of a table.
7	Sat if regult aguals zero and the provinue 7 flag was pat. Cleared atherwise

Z Set if result equals zero and the previous Z flag was set. Cleared otherwise.

V Set if an arithmetic underflow occurred, i.e. the result cannot be represented in the specified data type. Cleared otherwise.

C Set if a borrow is generated. Cleared otherwise.

N Set if the most significant bit of the result is set. Cleared otherwise.

Mnemonic		Format	Bytes
SUBC	Rw _n , Rw _m	30 nm	2
SUBC	Rw _n , [Rw _i]	38 n:10ii	2
SUBC	Rw _n , [Rw _i +]	38 n:11ii	2
SUBC	Rw_n , #data ₃	38 n:0###	2
SUBC	reg, #data ₁₆	36 RR ## ##	4
SUBC	reg, mem	32 RR MM MM	4
SUBC	mem, reg	34 RR MM MM	4

SUBCB	Integer Subtra	ction with Carry
Syntax	SUBCB	opl, op2
Operation	(op1)	< (op1) - (op2) - (C)
Data Types	BYTE	

Description

Performs a 2's complement binary subtraction of the source operand specified by op2 and the previously generated carry bit from the destination operand specified by op1. The result is then stored in op1. This instruction can be used to perform multiple precision arithmetic.

Flags

E	Z	v	С	Ν
*	S	*	S	*

E	Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
-	

Z Set if result equals zero and the previous Z flag was set. Cleared otherwise.

- V Set if an arithmetic underflow occurred, i.e. the result cannot be represented in the specified data type. Cleared otherwise.
- C Set if a borrow is generated. Cleared otherwise.
- N Set if the most significant bit of the result is set. Cleared otherwise.

Addressing Modes

Mnemonic		Format	Bytes
SUBCB	Rb _n , Rb _m	31 nm	2
SUBCB	Rb _n , [Rw _i]	39 n:10ii	2
SUBCB	Rb _n , [Rw _i +]	39 n:11ii	2
SUBCB	Rb _n , #data ₃	39 n:0###	2
SUBCB	reg, #data ₁₆	37 RR ## ##	4
SUBCB	reg, mem	33 RR MM MM	4
SUBCB	mem, reg	35 RR MM MM	4

TRAP	Software Trap	
Syntax	TRAP	opl
Operation	IF (SYSCON.SGT (SP) ((SP)) (CSP) END IF	< (SP) - 2 < (CSP) < 0
	(SP) ((SP)) (IP)	< (SP) - 2 < (IP) < zero_extend (op1*4)

Description

Invokes a trap or interrupt routine based on the specified operand, op1. The invoked routine is determined by branching to the specified vector table entry point. This routine has no indication of whether it was called by software or hardware. System state is preserved identically to hardware interrupt entry except that the CPU priority level is not affected. The RETI, return from interrupt, instruction is used to resume execution after the trap or interrupt routine has completed. The CSP is pushed if segmentation is enabled. This is indicated by the SGTDIS bit in the SYSCON register.

Flags

TRAP

	E	z	v	С	Ν
	-	-	-	-	-
E	Not affe	cted.			
Z	Not affe	cted.			
V	Not affe	cted.			
С	C Not affected.				
Ν	Not affected.				
Addres	Addressing Modes				
Mnemonic			Format	Byte	S

9B t:ttt0

2

#trap7

XOR	Logical Exclusive OR	
Syntax	XOR	op1, op2
Operation	(opl)	< (op1) 🕀 (op2)
Data Types	WORD	

Description

Performs a bitwise logical EXCLUSIVE OR of the source operand specified by op2 and the destination operand specified by op1. The result is then stored in op1.

Flags

E	Z	V	С	Ν
*	*	0	0	*

E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.

Z Set if result equals zero. Cleared ot	therwise.
---	-----------

- V Always cleared.
- C Always cleared.

N Set if the most significant bit of the result is set. Cleared otherwise.

Addressing Modes

Mnemonic		Format	Bytes
XOR	Rw _n , Rw _m	50 nm	2
XOR	Rw _n , [Rw _i]	58 n:10ii	2
XOR	Rw _n , [Rw _i +]	58 n:11ii	2
XOR	Rw_n , #data ₃	58 n:0###	2
XOR	reg, #data ₁₆	56 RR ## ##	4
XOR	reg, mem	52 RR MM MM	4
XOR	mem, reg	54 RR MM MM	4

121/172

57

XORB	Logical Exclus	ive OR
Syntax	XORB	op1.0p2
Operation	(op1)	< (op1) 🕀 (op2)
Data Types	BYTE	

Description

Performs a bitwise logical EXCLUSIVE OR of the source operand specified by op2 and the destination operand specified by op1. The result is then stored in op1.

Flags

E	Z	V	С	Ν
*	*	0	0	*

E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.

- Z Set if result equals zero. Cleared otherwise.
- V Always cleared.
- C Always cleared.
- N Set if the most significant bit of the result is set. Cleared otherwise.

Mnemonic		Format	Bytes
XORB	Rb _n , Rb _m	51 nm	2
XORB	Rb _n , [Rw _i]	59 n:10ii	2
XORB	Rb _n , [Rw _i +]	59 n:11ii	2
XORB	Rb _n , #data ₃	59 n:0###	2
XORB	reg, #data ₁₆	57 RR ## ##	4
XORB	reg, mem	53 RR MM MM	4
XORB	mem, reg	55 RR MM MM	4

3 - MAC INSTRUCTION SET

This section describes the instruction set for the MAC. Refer to device datasheets for information about which ST10 devices include the MAC.

3.1 - Addressing modes

MAC instructions use some standard ST10 addressing modes such as GPR direct or #datas for immediate shift value. To supply the MAC with up to 2 new operands per instruction cycle, new MAC instruction addressing modes have been added. These allow indirect addressing with address pointer post-modification. Double indirect addressing requires 2 pointers, one of which can be supplied by any GPR, the other is provided by one of two new specific SFRs IDX₀ and IDX₁. Two pairs of offset registers QR0/QR1 and QX0/QX1 are associated with each pointer (GPR or IDX_i). The GPR pointer gives access to the entire memory space, whereas IDX_i are limited to the internal Dual-Port RAM, except for the CoMOV instruction. The following table shows the various combinations of pointer post-modification for each of these 2 new addressing modes (see Table 27).

When using pointer post-modification addressing modes, the address pointed to (i.e the value in the IDX_i or Rw_n register) must be a legal address, even if its content is not modified. An odd value (e.g. in R0 when using [R0] post-modification adressing mode) will trigger the class-B hardware Trap 28h (Illegal Word Operand Access Trap (ILLOPA)).

In this document the symbols " $[Rw_n\otimes]$ " and " $[IDX_i\otimes]$ " are used to refer to these addressing modes.

A new instruction CoSTORE transfers a value from a MAC register to any location in memory. This instruction uses a specific addressing mode for the MAC registers, called **CoReg**. The following table gives the 5-bit addresses of the MAC registers corresponding to this CoReg addressing mode. Unused addresses are reserved for future revisions (see Table 28).

Symbol	Mnemonic	Address Pointer Operation
"[IDX _i ⊗]" stands for ¹	[IDX _i]	(IDX _i) < (IDX _i) (no-op)
	[IDX _i +]	(IDX _i) < (IDX _i) +2 (i=0,1)
	[IDX _i -]	(IDX _i) < (IDX _i) -2 (i=0,1)
	$[IDX_i + QX_j]$	$(IDX_i) < (IDX_i) + (QX_j) (i, j = 0, 1)$
	[IDX _i - QX _j]	(IDX _i) < (IDX _i) - (QX _j) (i, j =0,1)
"[Rw _n ⊗]" stands for	[Rw _n]	(Rw _n) < (Rw _n) (no-op)
	[Rw _n +]	(Rw _n) < (Rw _n) +2 (n=015)
	[Rw _n -]	(Rw _n) < (Rw _n) -2 (n=015)
	[Rw _n + QR _j]	(Rw _n) < (Rw _n) + (QR _j) (n=015; j =0,1)
	[Rw _n - QR _j]	(Rw _n) < (Rw _n) - (QR _j) (n=015; j =0,1)

Table 27 : Pointer post-modification for $[Rw_n \otimes]$ " and "[IDXi \otimes] addressing modes

Note 1. *IDX*_i can only contain even values. Therefore, bit 0 always equals zero.

 Table 28 : MAC register addresses for CoReg

لركم

Register	Description	Address
MSW	MAC-Unit Status Word	00000
MAH	MAC-Unit Accumulator High	00001
MAS	"limited" MAH	00010
MAL	MAC-Unit Accumulator Low	00100
MCW	MAC-Unit Control Word	00101
MRW	MAC-Unit Repeat Word	00110

123/172

3.2 - MAC Instruction Execution Time

The instruction execution time for MAC instructions is calculated in the same way as that of the standard instruction set. To calculate the

execution time for MAC instructions, refer to Instruction execution times in Table 6, considering MAC instructions to be 4-byte instructions with a minimum state time number of 2.

3.3 - MAC instruction set summary

Mnemonic	Addressing Modes	Rep	Mnemonic	Addressing Modes	Rep
CoMUL	Rw _n , Rw _m	No	CoMACM	[IDX _i ⊗], [Rw _m ⊗]	Yes
CoMULu	[IDX _i ⊗], [Rw _m ⊗]	No	CoMACMu		
CoMULus	Rw _n , [Rw _m ⊗]	No	CoMACMus		
CoMULsu			CoMACMsu		
CoMUL-			CoMACM-		
CoMULu-			CoMACMu-		
CoMULus-			CoMACMus-		
CoMULsu-			CoMACMsu-		
CoMUL + rnd			CoMACM + rnd		
CoMULu + rnd			CoMACMu + rnd		
CoMULus + rnd			CoMACMus + rnd		
CoMULsu + rnd			CoMACMsu + rnd		
CoMAC	Rw _n , Rw _m	No	CoMACMR		
CoMACu	[IDX _i ⊗], [Rw _m ⊗]	Yes	CoMACMRu		
CoMACus	Rw _n , [Rw _m ⊗]	Yes	CoMACMRus		
CoMACsu			CoMACMRsu		
CoMAC-			CoMACMR + rnd		
CoMACu-			CoMACMRu + rnd		
CoMACus-			CoMACMRus + rnd		
CoMACsu-			CoMACMRsu + rnd		
CoMAC + rnd			CoADD	Rw _n , Rw _m	No
CoMACu + rnd			CoADD2	[IDX _i ⊗], [Rw _m ⊗]	Yes
CoMACus + rnd			CoSUB	Rw _n , [Rw _m ⊗]	Yes
CoMACsu + rnd			CoSUB2		
CoMACR			CoSUBR		
CoMACRu			CoSUB2R		
CoMACRus			CoMAX		
CoMACRsu			CoMIN		
CoMACR + rnd			CoLOAD	Rw _n , Rw _m	No
CoMACRu + rnd			CoLOAD-	[IDX _i ⊗], [Rw _m ⊗]	No
CoMACRus + rnd			CoLOAD2	Rw _n , [Rw _m ⊗]	No
CoMACRsu + rnd			CoLOAD2-		
			CoCMP		
CoNOP	[Rw _m ⊗]	Yes	CoSHL	Rw _n	Yes
	[IDX _i ⊗], [Rw _m ⊗]	Yes	CoSHR	#data ₅	No
			CoASHR	[Rw _m ⊗]	Yes
CoNEG	-	No	CoASHR + rnd		
CoNEG + rnd			CoABS	-	No
CoRND				Rw _n , Rw _m	No
CoSTORE	Rw _n , CoReg	No		[IDX _i ⊗], [Rw _m ⊗]	No
	[Rw _n ⊗], CoReg	Yes		$[Rw_n, [Rw_m \otimes]]$	No
CoMOV	$[IDX_i \otimes], [Rw_m \otimes]$	Yes	l		

The following table gives the MAC Function Code of each instruction. This Function Code is the third byte of the new instruction and is used by the

Table 30 : MAC instruction function code (hexa)

57

co-processor as its operation code. Unused function codes are treated as CoNOP Function Code by the MAC.

Mnemonic	Function Code	Mnemonic	Function Code
CoMUL	CO	CoMACM	D8
CoMULu	00	CoMACMu	18
CoMULus	80	CoMACMus	98
CoMULsu	40	CoMACMsu	58
CoMUL-	C8	CoMACM-	E8
CoMULu-	08	CoMACMu-	28
CoMULus-	88	CoMACMus-	A8
CoMULsu-	48	CoMACMsu-	68
CoMUL + rnd	C1	CoMACM + rnd	D9
CoMULu + rnd	01	CoMACMu + rnd	19
CoMULus + rnd	81	CoMACMus + rnd	99
CoMULsu + rnd	41	CoMACMsu + rnd	59
CoMAC	D0	CoMACMR	F9
CoMACu	10	CoMACMRu	38
CoMACus	90	CoMACMRus	B8
CoMACsu	50	CoMACMRsu	78
CoMAC-	E0	CoMACMR + rnd	F9
CoMACu-	20	CoMACMRu + rnd	39
CoMACus-	A0	CoMACMRus + rnd	B9
CoMACsu-	60	CoMACMRsu + rnd	79
CoMAC + rnd	D1	CoADD	02
CoMACu + rnd	11	CoADD2	42
CoMACus + rnd	91	CoSUB	0A
CoMACsu + rnd	51	CoSUB2	4A
CoMACR	F0	CoSUBR	12
CoMACRu	30	CoSUB2R	52
CoMACRus	B0	CoMAX	3A
CoMACRsu	70	CoMIN	7A
CoMACR + rnd	F1	CoLOAD	22
CoMACRu + rnd	31	CoLOAD-	2A
CoMACRus + rnd	B1	CoLOAD2	62
CoMACRsu + rnd	71	CoLOAD2-	6A
CoNOP	5A	CoCMP	C2
CoNEG	32	CoSHL #data ₅	82
CoNEG + rnd	72	CoSHL other	8A
CoRND	B2	CoSHR #data ₅	92
CoABS -	1A	CoSHR other	9A
CoABS op1, op2	CA	CoASHR #data ₅	A2
CoSTORE	wwww:w000	CoASHR other	AA
CoMOV	00	CoASHR + rnd #data ₅	B2
		CoASHR + rnd other	BA

125/172

3.4 - MAC instruction conventions

This section details the conventions used to describe the MAC instruction set.

3.4.1 - Operands

Operand	Description
opX	Specifies the immediate constant value of opX
(opX)	Specifies the contents of opX
(opX _n)	Specifies the contents of bit n of opX
((opX))	Specifies the contents of opX (i.e. opX is used as pointer to the actual operand)
rnd	plus 00 0000 8000 _h

3.4.2 - Operations

	(opX)< (opY)	(opY)	is	MOVED into (opX)	
	(opX) + (opY)	(opX)	is	ADDED to (opY)	
	(opX) - (opY)	(opY)	is	SUBTRACTED from (opX)	
Diadic	(opX) * (opY)	(opX)	is	MULTIPLIED by (opY)	
operations	(opX) <> (opY)	(opY)	is	COMPARED against (opX)	
	opX\opY	(opX)	is	CONCATANATED to (opY) (LSW)	
	Max ((opX), (opY))	MAXIMU	M value	between (opX) and (opY)	
	Min ((opX), (opY))	MINIMU	MINIMUM value between (opX) and (opY)		
	(opX) <<	(opX)	is	Logically SHIFTED Left	
Monadic	(opX) >>	(opX)	is	Logically SHIFTED Right	
Operations	(opX) >> _a	(opX)	is	Arithmetically SHIFTED Right	
	Abs (opX)	ABSOLU	TE value	e of (opX)	

3.4.3 - Abbreviations

Abbreviation	Description		
С	Carry flag in the MSW register		
MP	MP mode in the MCW register		
MS	MS mode in the MCW register		
MAE	8 most significant bits of the accumulator (lowest byte of the MSW register)		

3.4.4 - Data addressing Modes

Addressing mode	Description
"Rw _n ", or "Rw _m " :	General Purpose Registers (GPRs) where "n" and "m" are any value between 0 and 15.
[] :	Indirect word memory location
CoReg :	MAC-Unit Register (MSW, MAH, MAL, MAS, MRW, MCW)
ACC :	MAC Accumulator consisting of (lowest byte of MSW)\MAH\MAL.
#data _x :	Immediate constant (the number of significant bits is represented by 'x').

3.4.5 - Instruction format

The instruction format is the same as that of the standard instruction set.

In addition, the following new symbols are used:

Instruction	Description	
X	4-bit IDX addressing mode encoding. (see following table)	
:.qqq	3-bit GPR offset encoding for new GPR indirect with offset encoding.	
rrrr:r	5-bit repeat field.	
wwww:w	5-bit CoReg address for CoSTORE instructions.	
SSSS:	4-bit immediate shift value.	
SSSS:S	5-bit immediate shift value.	

Table 31 : IDX Addressing Mode Encoding and GPR offset Encoding

Addressing Mode	4-bit Encoding
IDX0	1 _h
IDX0 +	2 _h
IDX0 -	3 _h
IDX0 + QX0	4 _h
IDX0 - QX0	5 _h
IDX0 + QX1	6 _h
IDX0 - QX1	7 _h
IDX1	9 _h
IDX1 +	A _h
IDX1 -	B _h
IDX1 + QX0	C _h
IDX1 - QX0	D _h
IDX1 + QX1	E h
IDX1 - QX1	F _h
GPR Offset	3-bit Encoding
no-op	1 _h
+	2 _h
-	3 _h
+ QR0	4 _h
- QR0	5 _h

Table 31 : IDX Addressing Mode Encoding andGPR offset Encoding (continued)

Addressing Mode	4-bit Encoding
+ QR1	6 _h
- QR1	7 _h

3.4.6 - Flag states

Flag	Description
-	Unchanged
*	Modified

3.4.7 - Repeated instruction syntax

Repeatable instructions CoXXX are expressed as follows when repeated

Repeat	#data ₅	times	CoXXX	or
Repeat	MRW	times	CoXXX	

When MRW is invoked, the instruction is repeated $(MRW_{12-0}) + 1$ times, therefore the maximum number of times an instruction can be repeated is 8 192 (2¹³) times.

#data₅ is an integer value specifying the number of times an instruction is repeated, #data₅ must be less than 32.

Therefore, CoXXX can only be repeated less than 32 times. When the MRW register is used in the repeat instruction, the 5-bit repeat field is set to 1.

3.4.8 - Shift value

The shifter authorizes only 8-bit left/right shifts. Shift values must be between 0-8 (inclusive).

3.5 - MAC instruction descriptions

Each instruction is described in a standard format. See "MAC instruction conventions" on page 126 for detailed information about the instruction conventions. The MAC instruction set is divided into 5 functional groups:

- Multiply and Multiply-Accumulate Instructions
- 40-bit Arithmetic Instructions
- Shift Instructions
- Compare Instructions
- Transfer Instructions

The instructions are described in alphabetical order.

CoABS	Absolute Value	2	
Group	40-bit Arithmetic Instructions		
Syntax	CoABS		
Operation	(ACC)	< Abs(ACC)	
Syntax	CoABS	opl, op2	
Operation	(ACC)	< Abs((op2)\(op1))	
Data Types	ACCUMULATOR, DOUBLE WORD		
Result	40-bit signed value		

Description

Compute the absolute value of the Accumulator if no operands are specified or the absolute value of a 40-bit source operand and load the result in the Accumulator. The 40-bit operand results from the concatenation of the two source operands op1 (LSW) and op2 (MSW) which is then sign-extended. This instruction is not repeatable.

MAC Flags

Ν	Z	С	SV	E	SL
*	*	0	-	*	*

- N Set if the most significant bit of the result is set. Cleared otherwise.
- Z Set if the result equals zero. Cleared otherwise.
- C Always cleared.
- SV Not affected.
- E Set if the MAE is used. Cleared otherwise.
- SL Set if the contents of the ACC is automatically saturated. Not affected otherwise.

Mnemonic		Rep	Format	Bytes
CoABS		No	A3 00 1A 00	4
CoABS	Rw _n , Rw _m	No	A3 nm CA 00	4
CoABS	$[IDX_{i}\otimes], [Rw_{m}\otimes]$	No	93 Xm CA 0:0qqq	4
CoABS	Rw_n , [$\operatorname{Rw}_m\otimes$]	No	83 nm CA 0:0qqq	4

CoADD(2)	Add	
Group	40-bit Arithme	tic Instructions
Syntax	CoADD	op1, op2
Operation	(tmp) (ACC)	< (op2)\(op1) < (ACC) + (tmp)
Syntax	CoADD2	op1, op2
Operation	(tmp) (ACC)	< 2 * (op2)\(op1) < (ACC) + (tmp)
Data Types	DOUBLE WORD	
Result	40-bit signed	value

Description

Adds a 40-bit operand to the 40-bit Accumulator contents and store the result in the accumulator. The 40-bit operand results from the concatenation of the two source operands op1 (LSW) and op2 (MSW) which is then sign-extended. "2" option indicates that the 40-bit operand is also multiplied by two prior being added to ACC. When the MS bit of the MCW register is set and when a 32-bit overflow or underflow occurs, the obtained result becomes 00 7FFF FFFF_h or FF 8000 0000_h, respectively. This instruction is repeatable with indirect addressing modes and allows up to two parallel memory reads.

MAC Flags

Ν	Z	С	SV	E	SL
*	*	*	*	*	*

N Set if the most significant bit of the result is set. Cleared otherwise.

- Z Set if the result equals zero. Cleared otherwise.
- C Set if a carry is generated. Cleared otherwise.
- SV Set if an arithmetic overflow occurred. Not affected otherwise.
- E Set if MAE is used. Cleared otherwise.
- SL Set if the contents of the ACC is automatically saturated. Not affected otherwise.

Note : The E-flag is set when the nine highest bits of the accumulator are not equal. The SV-flag is set, when a 40-bit arithmetic overflow/ underflow occurs.

Mnemonic		Rep	Format	Bytes
CoADD	Rw _n , Rw _m	No	A3 nm 02 00	4
CoADD2	Rw _n , Rw _m	No	A3 nm 42 00	4
CoADD	$[IDX_{i}\otimes], [Rw_{m}\otimes]$	Yes	93 Xm 02 rrrr:rqqq	4
CoADD2	$[IDX_{i}\otimes], [Rw_{m}\otimes]$	Yes	93 Xm 42 rrrr:rqqq	4
CoADD	Rw_n , [$Rw_m \otimes$]	Yes	83 nm 02 rrrr:rqqq	4
CoADD2	$\mathbb{R}w_n$, [$\mathbb{R}w_m \otimes$]	Yes	83 nm 42 rrrr:rqqq	4

Examples

CoADD	R0, R1	;	(ACC) < (ACC) + (R1)\(R0)
CoADD2	R2, [R6+]	;	(ACC) < (ACC) + 2*(((R6)))(R2))
		;	(R6) < (R6) + 2
Repeat	3 times CoADD		
CoADD	[IDX1+QX1], [R10+QR0]	;	$(ACC) < (ACC) + (((R10)) \setminus ((IDX1)))$
		;	(R10) < (R10) + (QR0)
		;	(IDX1) < (IDX1) + (QX1)
Repeat	MRW times CoADD2		
CoADD2	R4, [R8 - QR1]	;	(ACC) < (ACC) + 2*(((R8)))(R4))
		;	(R8) < (R8) - (QR1)

Addition Examples

Instr.	MS	op 1	op 2	ACC (before)	ACC (after)	N	z	С	sv	Е	SL
CoADD	х	0000 _h	FFFF _h	00 0100 0000 _h	00 00FF 0000 _h	0	0	1	-	0	-
CoADD2	х	0000 _h	0200 _h	00 0300 0000 _h	00 0700 0000 _h	0	0	0	-	0	-
CoADD	0	0000 _h	4000 _h	7F BFFF FFFF _h	7F FFFF FFFF _h	0	0	0	-	1	-
CoADD	0	0001 _h	4000 _h	7F BFFF FFFF _h	80 0000 0000 _h	1	0	0	1	1	-
CoADD	0	FFFF _h	FFFF _h	FF FFFF FFFF _h	FF FFFF FFFE _h	1	0	1	-	0	-
CoADD	0	FFFF _h	FFFF _h	00 0000 0001 _h	00 0000 0000 _h	0	1	1	-	0	-
CoADD	0	FFFF _h	FFFF _h	80 0000 0000 _h	7F FFFF FFFF _h	0	0	1	1	1	-
CoADD2	0	0001 _h	2000 _h	FF C000 0001 _h	00 0000 0003 _h	0	0	1	-	0	-
CoADD2	0	0001 _h	1800 _h	FF C000 0001 _h	FF F000 0003 _h	1	0	0	-	0	-
CoADD	0	B4A1 _h	73C2 _h	00 7241 A0C3 _h	00 E604 5564 _h	0	0	0	-	1	-
	1				00 7FFF FFFF _h	0	0	0	-	0	1
CoADD	0	B4A1 _h	A3C2 _h	FF 8241 A0C3 _h	FF 2604 5564 _h	1	0	1	-	1	-
	1				FF 8000 0000 _h	1	0	1	-	0	1
CoADD	0	B4A1 _h	73C2 _h	7F B241 A0C3 _h	80 2604 5564 _h	1	0	0	1	1	-
CoADD	0	B4A1 _h	A3C2 _h	80 0241 A0C3 _h	7F A604 5564 _h	0	0	1	1	1	-

Coashr	Accumulator Arithmetic Shift Right with Optional Round
Group	Shift Instructions
Syntax	CoASHRop1 CoASHR op1, rnd
Operation	$\begin{array}{llllllllllllllllllllllllllllllllllll$
Data Types	ACCUMULATOR
Result	40-bit signed value

Description

Arithmetically shifts the ACC register right by as many times as specified by the operand op1. To preserve the sign of the ACC register, the most significant bits of the result are filled with sign 0 if the original most significant bit was a 0 or with sign 1 if the original most significant bit was 1. Only shift values between 0 and 8 are allowed. "op1" can be either a 5-bit unsigned immediate data, or the least significant 5 bits (considered as unsigned data) of any register directly or indirectly addressed operand. Without "rnd" option, the MS bit of the MCW register does not affect the result. While with "rnd" option and if the MS bit is set and when a 32-bit overflow or underflow occurs, the obtained result becomes 00 7FFF FFFF_h or FF 8000 0000_{h} , respectively. This instruction is repeatable when "op 1" is not an immediate operand.

MAC Flags

Ν	Z	С	SV	E	SL
*	*	*	*	*	*

N Set if the most significant bit of the result is set. Cleared otherwise.

Z Set if the result equals zero. Cleared otherwise.

C Set if a carry is generated (rnd). Cleared otherwise.

SV Set if an arithmetic overflow occurred (rnd). Not affected otherwise.

E Set if the MAE is used. Cleared otherwise.

SL Set if the contents of the ACC is automatically saturated (rnd). Not affected otherwise

Mnemonic		Rep	Format	Bytes
CoASHR	Rw _n	Yes	A3 nn AA rrrr:r000	4
CoASHR	Rw _n , rnd	Yes	A3 nn BA rrrr:r000	4
CoASHR	#data ₅	No	A3 00 A2 ssss:s000	4
CoASHR	#data ₅ , rnd	No	A3 00 B2 ssss:s000	4
CoASHR	[Rw _m ⊗]	Yes	83 mm AA rrrr:rqqq	4
CoASHR	[$Rw_m \otimes$], rnd	Yes	83 mm BA rrrr:rqqq	4
Examples				
CoASHR	#3, rnd	; (ACC)	< (ACC) >>a 3 + rnd	
CoASHR	R3	; (ACC)	< (ACC) >>a (R3) ₄₋₀	
CoASHR	[R10 - QR0]	; (ACC)	< (ACC) >>a ((R10)) ₄₋₀	
		; (R10)	< (R10) - (QR0)	
				131/1

CoCMP	Compare	
Group	Compare Instru	ctions
Syntax	CoCMP	op1, op2
Operation	tmp (ACC)	< (op2)\(op1) <> (tmp)
Data Types	DOUBLE WORD	

Description

Subtracts a 40-bit signed operand from the 40-bit Accumulator content and update the N, Z and C flags contained in the MSW register leaving the accumulator unchanged. The 40-bit operand results from the concatenation, "\", of the two source operands op1 (LSW) and op2 (MSW) which is then sign-extended. The MS bit of the MCW register does not affect the result. This instruction is not repeatable and allows up to two parallel memory reads.

MAC Flags

Ν	Z	С	SV	E	SL
*	*	*	-	-	-

N Set if the most significant bit of the result is set. Cleared otherwise.

Z Set if the result equals zero. Cleared otherwise.

C Set if a borrow is generated. Cleared otherwise.

R1, [R2-]

R2, R5

SV Not affected.

- E Not affected.
- SL Not affected.

Addressing Modes

Mnemonic		Rep	Format	Bytes
CoCMP	Rw _n , Rw _m	No	A3 nm C2 00	4
CoCMP	$[IDX_{i}\otimes], [Rw_{m}\otimes]$	No	93 Xm C2 0:0qqq	4
CoCMP	Rw_n , [$Rw_m \otimes$]	No	83 nm C2 0:0qqq	4
Examples				
CoCMP	[IDX1+QX0], [R11+QR1]	; (R11)	Z,C)<(ACC) - ((R11))\((< (R11) + (QR1) < (IDX1) + (QX0)	IDX1))

; MSW(N,Z,C) <	< (ACC) -	((R2))\(R1)
----------------	-----------	-------------

; (R2) <-- (R2) - 2

; MSW(N,Z,C) <-- (ACC) - (R5)\(R2)

132/172

CoCMP

CoCMP

CoLOAD(2)(-)	Load Accumulat	cor
Group	40-bit Arithme	etic Instructions
Syntax	CoLOAD op1, op	p2
Operation	(tmp) (ACC)	< (op2)\(op1) < 0 + (tmp)
Syntax	CoLOAD-	op1, op2
Operation	· _ /	< (op2)\(op1) < 0 - (tmp)
Syntax	CoLOAD2 op1, c	op2
Operation	-	< 2 * (op2)\(op1) < 0 + (tmp)
Syntax	CoLOAD2- op1,	op2
Operation	-	< 2 * (op2)\(op1) < 0 - (tmp)
Data Types	DOUBLE WORD	
Result	40-bit signed	value

Description

Loads the accumulator with a 40-bit source operand. The 40-bit source operand results from the concatenation of the two source operands op1 (LSW) and op2 (MSW) which is then sign-extended. "2" and "-" options indicate that the 40-bit operand is also multiplied by two or/and negated, respectively, prior being stored in the accumulator. The "-" option indicates that the source operand is 2's complemented. When the MS bit of the MCW register is set and when a 32-bit overflow or underflow occurs, the obtained result becomes 00 7FFF FFFF_h or FF 8000 0000_h, respectively. This instruction is not repeatable and allows up to two parallel memory reads.

MAC Flags

Ν	Z	С	SV	E	SL
*	*	*	-	*	*

Set if the most significant bit of the result is set. Cleared otherwise.

N Z C S V E S L Set if the result equals zero. Cleared otherwise. Set if a borrow is generated. Cleared otherwise.

Not affected.

Set if the MAE is used. Cleared otherwise.

Set if the contents of the ACC is automatically saturated. Not affected otherwise.

Mnemonic		Rep	Format	Bytes
CoLOAD	Rw _n , Rw _m	No	A3 nm 22 00	4
CoLOAD-	Rw _n , Rw _m	No	A3 nm 2A 00	4
CoLOAD2	Rw _n , Rw _m	No	A3 nm 62 00	4
CoLOAD2-	Rw _n , Rw _m	No	A3 nm 6A 00	4
ColOAD	$[IDX_{i}\otimes], [Rw_{m}\otimes]$	No	93 Xm 22 0:0qqq	4
CoLOAD-	$[IDX_{i}\otimes], [Rw_{m}\otimes]$	No	93 Xm 2A 0:0qqq	4
CoLOAD2	$[IDX_{i}\otimes], [Rw_{m}\otimes]$	No	93 Xm 62 0:0qqq	4
CoLOAD2-	$[IDX_{i}\otimes], [Rw_{m}\otimes]$	No	93 Xm 6A 0:0qqq	4
ColOAD	Rw_n , [$\operatorname{Rw}_m\otimes$]	No	83 nm 22 0:0qqq	4
CoLOAD-	Rw_n , [$Rw_m \otimes$]	No	83 nm 2A 0:0qqq	4
CoLOAD2	Rw_n , [$\operatorname{Rw}_m\otimes$]	No	83 nm 62 0:0qqq	4
CoLOAD2-	Rw_n , [$Rw_m \otimes$]	No	83 nm 6A 0:0qqq	4
<u> </u>				133/172

CoMAC(R/-)	Multiply-Accumulate & Optional Round
Group	Multiply/Multiply-Accumulate Instructions
Syntax	CoMAC op1, op2
Operation	<pre>IF (MP = 1) THEN (tmp) < ((op1) * (op2)) << 1 (ACC) < (ACC) + (tmp) ELSE (tmp) < (op1) * (op2)</pre>
	(ACC) < (ACC) + (tmp) END IF
Syntax	CoMAC op1, op2, rnd
Operation	<pre>IF (MP = 1) THEN (tmp) < ((op1) * (op2)) << 1 (ACC) < (ACC) + (tmp) + 00 0000 8000_h ELSE (tmp) < (op1) * (op2) (ACC) < (ACC) + (tmp) + 00 0000 8000_h END IF (MAL) < 0</pre>
Syntax	CoMAC- op1, op2
Operation	<pre>IF (MP = 1) THEN (tmp) < ((op1) * (op2)) << 1 (ACC) < (ACC) - (tmp) ELSE (tmp) < (op1) * (op2) (ACC) < (ACC) - (tmp) END IF</pre>
Syntax	CoMACR op1, op2
Operation	<pre>IF (MP = 1) THEN (tmp) < ((op1) * (op2)) << 1 (ACC) < (tmp) - (ACC) ELSE (tmp) < (op1) * (op2) (ACC) < (tmp) - (ACC) END IF</pre>
Syntax	CoMACRop1, op2, rnd
Operation	IF $(MP = 1)$ THEN
oporación	$\begin{array}{c} (\mathrm{Im} p) < & ((\mathrm{op1}) & (\mathrm{op2})) < < 1 \\ (\mathrm{ACC}) < & (\mathrm{Im}p) & - & (\mathrm{ACC}) & + & 00 & 0000 & 8000_{\mathrm{h}} \\ \end{array}$ $\begin{array}{c} \mathrm{ELSE} \\ & (\mathrm{Im}p) & < & (\mathrm{op1}) & * & (\mathrm{op2}) \\ & (\mathrm{ACC}) & < & (\mathrm{Im}p) & - & (\mathrm{ACC}) & + & 00 & 0000 & 8000_{\mathrm{h}} \\ \end{array}$ $\begin{array}{c} \mathrm{END} & \mathrm{IF} \\ (\mathrm{MAL}) & < & 0 \end{array}$
Data Types	DOUBLE WORD
Result	40-bit signed value

Description

Multiplies the two signed 16-bit source operands "op1" and "op2". The obtained signed 32-bit product is first sign-extended, then the condition MP flag is set, it is one-bit left shifted, then it is optionally negated prior being added/subtracted to/from the 40-bit ACC register content. Finally, the obtained result is optionally rounded before being stored in the 40-bit ACC register. The "-" option is used to negate the specified product, the "R" option is used to negate the accumulator content, and finally the "rnd" option is used to round the result using two's complement rounding. The default sign option is "+" and the default round option is "no round". When "rnd" option is used, MAL register is automatically cleared. Note that "rnd" and "-" are exclusive as well as "-" and "R". This instruction might be repeated and allows up to two parallel memory reads.

MAC Flags

Ν	Z	Z C		Е	SL	
*	*	*	*	*	*	

N Set if the most significant bit of the result is set. Cleared otherwise.

Z Set if the result equals zero. Cleared otherwise.

C Set if a carry or borrow is generated. Cleared otherwise.

SV Set if an arithmetic overflow occurred. Not affected otherwise.

E Set if the MAE is used. Cleared otherwise.

SL Set if the contents of the ACC is automatically saturated. Not affected otherwise.

COMAC Rw_n, Rw_m NoA3 nm D0 004COMAC- Rw_n, Rw_m , rndNoA3 nm E0 004COMAC Rw_n, Rw_m , rndNoA3 nm F0 004COMACR Rw_n, Rw_m , rndNoA3 nm F1 004COMAC $[IDX_1\otimes], [Rw_m\otimes]$ Yes93 Xm D0 rrrr:rqqq4COMAC $[IDX_1\otimes], [Rw_m\otimes]$ Yes93 Xm D0 rrrr:rqqq4COMAC $[IDX_1\otimes], [Rw_m\otimes]$ Yes93 Xm D0 rrrr:rqqq4COMAC $[IDX_1\otimes], [Rw_m\otimes]$ Yes93 Xm F0 rrrr:rqqq4COMACR $[IDX_1\otimes], [Rw_m\otimes]$, rndYes93 Xm F1 rrr:rqqq4COMACR $[IDX_1\otimes], [Rw_m\otimes], rnd$ Yes93 Xm F1 rrr:rqqq4COMACR $[IDX_1\otimes], [Rw_m\otimes], rnd$ Yes83 nm D0 rrrr:rqqq4COMAC $Rw_n, [Rw_m\otimes]$ Yes83 nm E0 rrrr:rqqq4COMAC $Rw_n, [Rw_m\otimes]$ Yes83 nm F1 rrrr:rqqq4COMAC $Rw_n, [Rw_m\otimes], rnd$ Yes83 nm F1 rrrr:rqq4CoMAC $Rw_n, [Rw_m\otimes], rnd$ Yes83 nm F1 rrrr:rqq4CoMAC $Rw_n, [Rw_m\otimes], rnd$ Yes83 n	Mnemonic			Rep	F	For	rmat	:		Bytes
CoMAC Rwm, Rwm, rnd No A3 nm D1 00 4 CoMACR Rwm, Rwm, rnd No A3 nm F0 00 4 CoMACR Rwm, Rwm, rnd No A3 nm F1 00 4 CoMAC [IDXi@], [Rwm@] Yes 93 Xm D0 rrrr:rqqq 4 CoMAC [IDXi@], [Rwm@] Yes 93 Xm D0 rrrr:rqqq 4 CoMAC [IDXi@], [Rwm@], rnd Yes 93 Xm F0 rrrr:rqqq 4 CoMAC [IDXi@], [Rwm@], rnd Yes 93 Xm F0 rrrr:rqqq 4 CoMAC [IDXi@], [Rwm@], rnd Yes 93 Xm F0 rrrr:rqqq 4 CoMAC Rwn, [Rwm@], rnd Yes 93 Xm D0 rrrr:rqqq 4 CoMAC Rwn, [Rwm@], rnd Yes 83 nm D0 rrrr:rqqq 4 CoMAC Rwn, [Rwm@], rnd Yes 83 nm F0 rrrr:rqqq 4 CoMAC Rwn, [Rwm@], rnd Yes 83 nm F1 rrr:rqqq 4 CoMAC Rwn, [Rwm@], rnd Yes 83 nm F1 rrrr:rqqq 4 CoMAC Rwn, [Rwm@], rnd Yes 83 nm F1 rrrr:rqqq 4 CoMAC Rwn, [Rwm@], rnd	CoMAC	Rw _n , Rw _m		No	2	73	nm	D0	00	4
CoMACR Rwn, Rwm No A3 nm F0 00 4 CoMACR Rwn, Rwm, rnd No A3 nm F1 00 4 CoMAC [IDXi@], [Rwm@] Yes 93 Xm D0 rrrr:rqqq 4 CoMAC [IDXi@], [Rwm@] Yes 93 Xm D0 rrrr:rqqq 4 CoMAC [IDXi@], [Rwm@], rnd Yes 93 Xm D0 rrrr:rqqq 4 CoMAC [IDXi@], [Rwm@], rnd Yes 93 Xm F0 rrrr:rqqq 4 CoMAC [IDXi], [Rwm@], rnd Yes 93 Xm F0 rrrr:rqqq 4 CoMAC Rwn, [Rwm@] Yes 93 Xm F0 rrrr:rqqq 4 CoMAC [IDXi], [Rwm@], rnd Yes 93 Xm D0 rrrr:rqqq 4 CoMAC Rwn, [Rwm@], rnd Yes 83 nm F0 rrrr:rqqq 4 CoMAC Rwn, [Rwm@], rnd Yes 83 nm F0 rrrr:rqqq 4 CoMAC Rwn, [Rwm@], rnd Yes 83 nm F1 rrrr:rqqq 4 CoMAC R3, R4, rnd ; (ACC) < (ACC) + (R2)*(R4) + rnd	CoMAC-	Rw _n , Rw _m		No	2	73	nm	ΕO	00	4
CoMACR Rwn, Rwm, rnd No A3 nm F1 00 4 CoMAC [IDX ₁ Ø], [RwmØ] Yes 93 Xm D0 rrrr:rqqq 4 CoMAC [IDX ₁ Ø], [RwmØ] Yes 93 Xm D0 rrrr:rqqq 4 CoMAC [IDX ₁ Ø], [RwmØ], rnd Yes 93 Xm D1 rrrr:rqqq 4 CoMAC [IDX ₁ Ø], [RwmØ], rnd Yes 93 Xm F1 rrrr:rqqq 4 CoMACR [IDX ₁ Ø], [RwmØ], rnd Yes 93 Xm F1 rrrr:rqqq 4 CoMAC Rwn, [RwmØ], rnd Yes 93 Xm F1 rrrr:rqqq 4 CoMAC Rwn, [RwmØ] Yes 83 nm D0 rrrr:rqq 4 CoMAC Rwn, [RwmØ] Yes 83 nm D1rrr:rqqq 4 CoMAC Rwn, [RwmØ], rnd Yes 83 nm F0 rrrr:rqq 4 CoMAC Rwn, [RwmØ], rnd Yes 83 nm F1 rrrr:rqqq 4 CoMACR Rwn, [RwmØ], rnd Yes 83 nm F1 rrrr:rqqq 4 CoMACR Rwn, [RwmØ], rnd Yes 83 nm F1 rrrr:rqqq 4 CoMAC R3, R4, rnd ; (ACC) < (ACC) + (R3)*(R4) + rnd	CoMAC	Rw_n , Rw_m , rnd		No	2	73	nm	D1	00	4
COMAC [IDX10], [Rwm0] Yes 93 Xm D0 rrrr:rqqq 4 COMAC- [IDX10], [Rwm0] Yes 93 Xm E0 rrrr:rqqq 4 COMAC [IDX10], [Rwm0], rnd Yes 93 Xm F0 rrrr:rqqq 4 COMACR [IDX10], [Rwm0], rnd Yes 93 Xm F0 rrrr:rqqq 4 COMACR [IDX10], [Rwm0], rnd Yes 93 Xm F0 rrrr:rqqq 4 COMAC Rwn, [Rwm0], rnd Yes 83 nm D0 rrrr:rqqq 4 COMAC Rwn, [Rwm0], rnd Yes 83 nm E0 rrrr:rqqq 4 COMAC Rwn, [Rwm0], rnd Yes 83 nm F0 rrrr:rqqq 4 COMAC Rwn, [Rwm0], rnd Yes 83 nm F0 rrrr:rqq 4 COMAC Rwn, [Rwm0], rnd Yes 83 nm F1 rrrr:rqq 4 COMACR Rwn, [Rwm0], rnd Yes 83 nm F1 rrrr:rqq 4 COMACR Rwn, [Rwm0], rnd Yes 83 nm F1 rrrr:rqq 4 COMAC Ryn, [Rwm0], rnd Yes 83 nm F1 rrrr:rqq 4 COMAC Ryn, [Rwm0], rnd Yes 83 nm F1 rrrr:rqq 4 CoMAC R3, R4, rnd ; (ACC) < (ACC) + (R3)*(R4) + rnd	CoMACR	Rw _n , Rw _m		No	2	73	nm	FO	00	4
CoMAC- [IDX_1 & 0], [Rw_m & 0], rnd Yes 93 Xm E0 rrrr:rqqq 4 CoMAC [IDX_1 & 0], [Rw_m & 0], rnd Yes 93 Xm F0 rrrr:rqqq 4 CoMACR [IDX_1 & 0], [Rw_m & 0], rnd Yes 93 Xm F0 rrrr:rqqq 4 CoMAC Rw_n, [Rw_m & 0], rnd Yes 93 Xm F1 rrrr:rqqq 4 CoMAC Rw_n, [Rw_m & 0] Yes 83 nm D0 rrrr:rqqq 4 CoMAC Rw_n, [Rw_m & 0] Yes 83 nm E0 rrrr:rqqq 4 CoMAC Rw_n, [Rw_m & 0] Yes 83 nm D1 rrrr:rqqq 4 CoMAC Rw_n, [Rw_m & 0] Yes 83 nm D1 rrrr:rqqq 4 CoMAC Rw_n, [Rw_m & 0] Yes 83 nm F0 rrrr:rqqq 4 CoMACR Rw_n, [Rw_m & 0] Yes 83 nm F1 rrrr:rqqq 4 CoMACR Rw_n, [Rw_m & 0], rnd Yes 83 nm F1 rrrr:rqqq 4 CoMACR Rw_n, [Rw_m & 0], rnd Yes 83 nm F1 rrrr:rqqq 4 CoMAC R3, R4, rnd ; (ACC) < (ACC) + (R2)*((R4) + rnd	CoMACR	Rw _n , Rw _m , rnd		No	2	73	nm	F1	00	4
$\begin{array}{c c} CoMAC & [IDX_1^{w}], [Rw_m^{w}\otimes], rnd & Yes 93 Xm D1 rrrr:rqqq 4 \\ CoMACR & [IDX_1^{w}], [Rw_m^{w}\otimes] & Yes 93 Xm F0 rrrr:rqqq 4 \\ CoMACR & [IDX_1^{w}], [Rw_m^{w}], rnd & Yes 93 Xm F1 rrrr:rqqq 4 \\ CoMAC & Rw_n, [Rw_m^{w}] & Yes 83 nm D0 rrrr:rqqq 4 \\ CoMAC & Rw_n, [Rw_m^{w}], rnd & Yes 83 nm D1 rrrr:rqqq 4 \\ CoMAC & Rw_n, [Rw_m^{w}], rnd & Yes 83 nm D1 rrrr:rqqq 4 \\ CoMACR & Rw_n, [Rw_m^{w}], rnd & Yes 83 nm F0 rrrr:rqqq 4 \\ CoMACR & Rw_n, [Rw_m^{w}], rnd & Yes 83 nm F0 rrrr:rqqq 4 \\ CoMACR & Rw_n, [Rw_m^{w}], rnd & Yes 83 nm F1 rrrr:rqqq 4 \\ CoMACR & Rw_n, [Rw_m^{w}], rnd & Yes 83 nm F1 rrrr:rqqq 4 \\ CoMACR & Rw_n, [Rw_m^{w}], rnd & Yes 83 nm F1 rrrr:rqqq 4 \\ CoMACR & Rw_n, [Rw_m^{w}], rnd & Yes 83 nm F1 rrrr:rqqq 4 \\ CoMACR & Rw_n, [Rw_m^{w}], rnd & Yes 83 nm F1 rrrr:rqqq 4 \\ CoMACR & [IDX0+Qx0], [R11+QR0] & (ACC) < (ACC) + (R3)*(R4) + rnd \\ CoMAC & [IDX0+QX0], [R11+QR0] & (ACC) < (ACC) + ((IDX0))*((R11)) \\ & (R11) < (R11) + (QR0) \\ & (IDX0) < (IDX0) + (QX0) \\ Repeat 3 times CoMAC \\ CoMAC & [IDX1 - QX1], [R9+QR1] & (ACC) < (ACC) + ((IDX1))*((R9)) \\ & (R9) < (R9) + (QR1) \\ & (IDX1) < (IDX1) - (QX1) \\ Repeat MRW times CoMAC \\ \end{array}$	CoMAC	$[IDX_{i}\otimes], [Rw_{m}\otimes]$		Yes	9	93	Xm	D0	rrrr:rqqq	4
CoMACR $[IDX_i \otimes]$, $[Rw_m \otimes]$, rnd Yes 93 Xm F0 rrrr:rqq 4 CoMACR $[IDX_i \otimes]$, $[Rw_m \otimes]$, rnd Yes 93 Xm F1 rrrr:rqq 4 CoMAC Rw_n , $[Rw_m \otimes]$ Yes 93 Xm F1 rrrr:rqq 4 CoMAC Rw_n , $[Rw_m \otimes]$ Yes 83 nm D0 rrrr:rqq 4 CoMAC Rw_n , $[Rw_m \otimes]$, rnd Yes 83 nm D1rrrr:rqq 4 CoMACR Rw_n , $[Rw_m \otimes]$, rnd Yes 83 nm D1rrrr:rqqq 4 CoMACR Rw_n , $[Rw_m \otimes]$, rnd Yes 83 nm F0 rrrr:rqqq 4 CoMACR Rw_n , $[Rw_m \otimes]$, rnd Yes 83 nm F1 rrrr:rqqq 4 CoMACR Rw_n , $[Rw_m \otimes]$, rnd Yes 83 nm F1 rrrr:rqqq 4 CoMACR Rw_n , $[Rw_m \otimes]$, rnd Yes 83 nm F1 rrrr:rqqq 4 Examples (ACC) < (ACC) + (R3)*(R4) + rnd	CoMAC-	$[IDX_{i}\otimes], [Rw_{m}\otimes]$		Yes	9	93	Xm	ΕO	rrrr:rqqq	4
CoMACR $[IDX_{i}\otimes], [Rw_{m}\otimes], rnd$ Yes93 Xm Fl rrrr:rqqq4CoMACRw_n, [Rw_m\otimes]Yes83 nm D0 rrrr:rqqq4CoMACRw_n, [Rw_m\otimes], rndYes83 nm D1 rrrr:rqqq4CoMACRw_n, [Rw_m\otimes], rndYes83 nm D1 rrrr:rqqq4CoMACRRw_n, [Rw_m\otimes], rndYes83 nm F0 rrrr:rqqq4CoMACRRw_n, [Rw_m\otimes], rndYes83 nm F0 rrrr:rqqq4CoMACRRw_n, [Rw_m\structure], rndYes83 nm F1 rrrr:rqqq4COMACRR3, R4, rnd; (ACC) < (ACC) + (R3)*(R4) + rnd	CoMAC	$[IDX_{i}\otimes], [Rw_{m}\otimes], rnd$		Yes	9	93	Xm	D1	rrrr:rqqq	4
CoMAC Rw_n , $[Rw_m \otimes]$ Yes83 nm D0 rrrr:rqqq4CoMAC- Rw_n , $[Rw_m \otimes]$, rndYes83 nm E0 rrrr:rqqq4CoMAC Rw_n , $[Rw_m \otimes]$, rndYes83 nm D1rrrr:rqqq4CoMACR Rw_n , $[Rw_m \otimes]$, rndYes83 nm F0 rrrr:rqqq4CoMACR Rw_n , $[Rw_m \otimes]$, rndYes83 nm F1 rrrr:rqqq4CoMACR Rw_n , $[Rw_m \otimes]$, rndYes83 nm F1 rrrr:rqqq4CoMACR Rw_n , $[Rw_m \otimes]$, rndYes83 nm F1 rrrr:rqqq4ExamplesCoMACR3, R4, rnd; $(ACC) < (ACC) + (R3)*(R4) + rnd$ CoMACR2, $[R6+]$; $(ACC) < (ACC) - (R2)*((R6))$; $(R6) < (R6) + 2$ CoMAC $[IDX0+QX0]$, $[R11+QR0]$; $(ACC) < (ACC) + ((IDX0))*((R11))$; $(R1) < (R11) + (QR0)$; $(IDX0) < (IDX0) + (QX0)$ Repeat 3 times CoMACCOMAC $[IDX1 - QX1]$, $[R9+QR1]$; $(ACC) < (ACC) + ((IDX1))*((R9))$; $(R9) < (R9) + (QR1)$; $(IDX1) < (IDX1) - (QX1)$	CoMACR	$[IDX_{i}\otimes], [Rw_{m}\otimes]$		Yes	9	93	Xm	F0	rrrr:rqqq	4
CoMAC- Rwn, [Rwm0] Yes 83 nm E0 rrrr:rqqq 4 CoMAC Rwn, [Rwm0], rnd Yes 83 nm Dlrrrr:rqqq 4 CoMACR Rwn, [Rwm0], rnd Yes 83 nm F0 rrrr:rqqq 4 CoMACR Rwn, [Rwm0], rnd Yes 83 nm F0 rrrr:rqqq 4 CoMACR Rwn, [Rwm0], rnd Yes 83 nm F1 rrrr:rqqq 4 CoMAC Rwn, [Rwm0], rnd Yes 83 nm F1 rrrr:rqqq 4 CoMAC R3, R4, rnd ; (ACC) < (ACC) + (R3)*(R4) + rnd	CoMACR	$[IDX_{i}\otimes], [Rw_{m}\otimes], rnd$		Yes	9	93	Xm	F1	rrrr:rqqq	4
CoMAC Rwn, [Rwm⊗], rnd Yes 83 nm Dlrrrr:rqqq 4 CoMACR Rwn, [Rwm⊗], rnd Yes 83 nm F0 rrrr:rqqq 4 CoMACR Rwn, [Rwm⊗], rnd Yes 83 nm F1 rrrr:rqqq 4 CoMACR Rwn, [Rwm⊗], rnd Yes 83 nm F1 rrrr:rqqq 4 CoMAC Rwn, [Rwm⊗], rnd Yes 83 nm F1 rrrr:rqqq 4 Examples CoMAC R3, R4, rnd ; (ACC) < (ACC) + (R3)*(R4) + rnd	CoMAC	Rw_n , [$Rw_m \otimes$]		Yes	8	33	nm	D0	rrrr:rqqq	4
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	CoMAC-	Rw_n , [$Rw_m \otimes$]		Yes	8	33	nm	ΕO	rrrr:rqqq	4
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	CoMAC	Rw_n , [$Rw_m \otimes$], rnd		Yes	8	33	nm	D1:	rrrr:rqqq	4
Examples COMAC R3, R4, rnd ; (ACC) < (ACC) + (R3)*(R4) + rnd COMAC- R2, [R6+] ; (ACC) < (ACC) - (R2)*((R6)) ; (R6) < (R6) + 2 COMAC [IDX0+QX0], [R11+QR0] ; (ACC) < (ACC) + ((IDX0))*((R11)) ; (R11) < (R11) + (QR0) ; (IDX0) < (IDX0) + (QX0) Repeat 3 times COMAC CoMAC [IDX1 - QX1], [R9+QR1] ; (ACC) < (ACC) + ((IDX1))*((R9)) ; (R9) < (R9) + (QR1) ; (IDX1) < (IDX1) - (QX1) Repeat MRW times COMAC	CoMACR	Rw_n , [$\operatorname{Rw}_m\otimes$]		Yes	8	33	nm	FO	rrrr:rqqq	4
CoMAC R3, R4, rnd ; (ACC) < (ACC) + (R3)*(R4) + rnd CoMAC- R2, [R6+] ; (ACC) < (ACC) - (R2)*((R6)) ; (R6) < (R6) + 2 CoMAC [IDX0+QX0], [R11+QR0] ; (ACC) < (ACC) + ((IDX0))*((R11)) ; (R11) < (R11) + (QR0) ; (IDX0) < (IDX0) + (QX0) Repeat 3 times CoMAC CoMAC [IDX1 - QX1], [R9+QR1] ; (ACC) < (ACC) + ((IDX1))*((R9)) ; (R9) < (R9) + (QR1) ; (IDX1) < (IDX1) - (QX1) Repeat MRW times CoMAC	CoMACR	$\mathbb{R}w_n$, [$\mathbb{R}w_m \otimes$], rnd		Yes	8	33	nm	F1	rrrr:rqqq	4
<pre>CoMAC- R2, [R6+] ; (ACC) < (ACC) - (R2)*((R6)) ; (R6) < (R6) + 2 CoMAC [IDX0+QX0], [R11+QR0] ; (ACC) < (ACC) + ((IDX0))*((R11)) ; (R11) < (R11) + (QR0) ; (IDX0) < (IDX0) + (QX0) Repeat 3 times CoMAC CoMAC [IDX1 - QX1], [R9+QR1] ; (ACC) < (ACC) + ((IDX1))*((R9)) ; (R9) < (R9) + (QR1) ; (IDX1) < (IDX1) - (QX1) Repeat MRW times CoMAC</pre>	Examples									
<pre>; (R6) < (R6) + 2 CoMAC [IDX0+QX0], [R11+QR0] ; (ACC) < (ACC) + ((IDX0))*((R11)) ; (R11) < (R11) + (QR0) ; (IDX0) < (IDX0) + (QX0) Repeat 3 times CoMAC CoMAC [IDX1 - QX1], [R9+QR1] ; (ACC) < (ACC) + ((IDX1))*((R9)) ; (R9) < (R9) + (QR1) ; (IDX1) < (IDX1) - (QX1) Repeat MRW times CoMAC</pre>	CoMAC	R3, R4, rnd	;	(ACC)	<-		(AC	C)	+ (R3)*(R4) + 1	rnd
<pre>CoMAC [IDX0+QX0], [R11+QR0] ; (ACC) < (ACC) + ((IDX0))*((R11)) ; (R11) < (R11) + (QR0) ; (IDX0) < (IDX0) + (QX0) Repeat 3 times CoMAC CoMAC [IDX1 - QX1], [R9+QR1] ; (ACC) < (ACC) + ((IDX1))*((R9)) ; (R9) < (R9) + (QR1) ; (IDX1) < (IDX1) - (QX1) Repeat MRW times CoMAC</pre>	CoMAC-	R2, [R6+]								
<pre>; (R11) < (R11) + (QR0) ; (IDX0) < (IDX0) + (QX0) Repeat 3 times CoMAC CoMAC [IDX1 - QX1], [R9+QR1] ; (ACC) < (ACC) + ((IDX1))*((R9)) ; (R9) < (R9) + (QR1) ; (IDX1) < (IDX1) - (QX1) Repeat MRW times CoMAC</pre>										
; (IDX0) < (IDX0) + (QX0) Repeat 3 times CoMAC COMAC [IDX1 - QX1], [R9+QR1] ; (ACC) < (ACC) + ((IDX1))*((R9)) ; (R9) < (R9) + (QR1) ; (IDX1) < (IDX1) - (QX1) Repeat MRW times CoMAC	CoMAC	[IDX0+QX0], [R11+QR0]))
<pre>Repeat 3 times CoMAC CoMAC [IDX1 - QX1], [R9+QR1] ; (ACC) < (ACC) + ((IDX1))*((R9)) ; (R9) < (R9) + (QR1) ; (IDX1) < (IDX1) - (QX1) Repeat MRW times CoMAC</pre>										
CoMAC [IDX1 - QX1], [R9+QR1] ; (ACC) < (ACC) + ((IDX1))*((R9)) ; (R9) < (R9) + (QR1) ; (IDX1) < (IDX1) - (QX1) Repeat MRW times CoMAC	Repeat 3 time	s CoMAC	,				(1	שאם), T (QAU)	
; (R9) < (R9) + (QR1) ; (IDX1) < (IDX1) - (QX1) Repeat MRW times CoMAC	-		;	(ACC)	<-		(AC	C)	+ ((IDX1))*((R9))
Repeat MRW times CoMAC										
-			;	(IDX1)	<	:	- (I	DX1	L) - (QX1)	
$C_{OMAC} = R3 [R7 = OR0] : (ACC) = (ACC) = (R3) * ((R7))$	-									
	CoMAC - R3,	[R7 – QR0]								
; $(R7) < (R7) - (QR0)$	CoMACD									1 2020 c ³
CoMACR [IDX1], [R4+], rnd ; (ACC) < ((IDX1))*((R4)) - (ACC) + rnd ; (R4) < (R4) + 2	COMACK	[IDAI], [K4+], rna								+ 1110
	47/		,	(1(1))	•	,			4	135/172

CoMAC(R)u(-)	Unsigned Multiply-Accumulate & Optional Round
Group	Multiply/Multiply-Accumulate Instructions
Syntax	CoMACu op1, op2
Operation	(tmp) < (op1) * (op2) (ACC) < (ACC) + (tmp)
Syntax	CoMACu op1, op2, rnd
Operation	(tmp) < (op1) * (op2) (ACC) < (ACC) + (tmp) + 00 0000 8000 _h (MAL) < 0
Syntax	CoMACu- op1, op2
Operation	(tmp) < (op1) * (op2) (ACC) < (ACC) - (tmp)
Syntax	CoMACRu op1, op2
Operation	(tmp) < (op1) * (op2) (ACC) < (tmp) - (ACC)
Syntax	CoMACRu op1, op2, rnd
Operation	(tmp) < (op1) * (op2) (ACC) < (tmp) - (ACC) + 00 0000 8000 _h (MAL) < 0
Data Types	DOUBLE WORD
Result	40-bit signed value

Description

Multiplies the two unsigned 16-bit source operands "op1" and "op2". The obtained unsigned 32-bit product is first zero-extended and then optionally negated prior being added/subtracted to/from the 40-bit ACC register content, finally, the obtained result is optionally rounded before being stored in the 40-bit ACC register. The result is never affected by the MP mode flag contained in the MCW register. "-" option is used to negate the specified product, "R" option is used to negate the accumulator content, and finally "rnd" option is used to round the result using two's complement rounding. The default sign option is "+" and the default round option is "no round". When "rnd" option is used, MAL register is automatically cleared. Note that "rnd" and "-" are exclusive as well as "-" and "R". This instruction might be repeated and allows up to two parallel memory reads.

MAC Flags

Ν	Z	С	SV	E	SL
*	*	*	*	*	*

N Set if the most significant bit of the result is set. Cleared otherwise.

Z Set if the result equals zero. Cleared otherwise.

C Set if a carry or borrow is generated. Cleared otherwise.

- SV Set if an arithmetic overflow occurred. Not affected otherwise.
- E Set if the MAE is used. Cleared otherwise.
- SL Set if the contents of the ACC is automatically saturated. Not affected otherwise.

136/172

Addressing Modes

Mnemonic		Rep	Format	Bytes
CoMACu	Rw _n , Rw _m	No	A3 nm 10 00	4
CoMACu-	Rw _n , Rw _m	No	A3 nm 20 00	4
CoMACu	Rw _n , Rw _m , rnd	No	A3 nm 11 00	4
CoMACRu	Rw _n , Rw _m	No	A3 nm 30 00	4
CoMACRu	Rw_n , Rw_m , rnd	No	A3 nm 31 00	4
CoMACu	$[IDX_{i}\otimes], [Rw_{m}\otimes]$	Yes	93 Xm 10 rrrr:rqqq	4
CoMACu-	$[IDX_{i}\otimes], [Rw_{m}\otimes]$	Yes	93 Xm 20 rrrr:rqqq	4
CoMACu	$[IDX_{i}\otimes], [Rw_{m}\otimes], rnd$	Yes	93 Xm 11 rrrr:rqqq	4
CoMACRu	$[IDX_{i}\otimes], [Rw_{m}\otimes]$	Yes	93 Xm 30 rrrr:rqqq	4
CoMACRu	$[IDX_{i}\otimes], [Rw_{m}\otimes], rnd$	Yes	93 Xm 31 rrrr:rqqq	4
CoMACu	Rw_n , [$\operatorname{Rw}_m\otimes$]	Yes	83 nm 10 rrrr:rqqq	4
CoMACu-	Rw_n , [$\operatorname{Rw}_m\otimes$]	Yes	83 nm 20 rrrr:rqqq	4
CoMACu	Rw_n , [$Rw_m \otimes$], rnd	Yes	83 nm 11 rrrr:rqqq	4
CoMACRu	Rw_n , [$\operatorname{Rw}_m\otimes$]	Yes	83 nm 30 rrrr:rqqq	4
CoMACRu	$\mathbb{R}\mathbf{w}_{n}$, $[\mathbb{R}\mathbf{w}_{m}\otimes]$, rnd	Yes	83 nm 31 rrrr:rqqq	4
Examples				
CoMACu	R5, R8, rnd	;	(ACC) < (ACC) + (R5)*(R8) + rnd
CoMACu-	R2, [R7]	;	(ACC) < (ACC) - (R2)*((R	7))
CoMACu	[IDX0 - QX0], [R11 - Q	R0] ;	(ACC) < (ACC) +	
		(((IDX0))*((R11))	
		;	(R11) < (R11) - (QR0)	
		;	(IDX0) < (IDX0) - (QX0)	
Repeat 3 times	CoMACu [IDX1+], [R9-]	;	(ACC) < (ACC) + ((IDX1))*	*((R9))
		;	(R9) < (R9) - 2	
		;	(IDX1) < (IDX1) + 2	
Repeat MRW times	CoMACu- R3, [R7 - QR0]	;	(ACC) < (ACC) - (R3)*((R	.7))
		;	(R7) < (R7) - (QR0)	
CoMACRu	[IDX1 - QX0], [R4], rm	ld ; rn	(ACC) < ((IDX1))*((R4))-	(ACC)+
		;	(IDX1) < (IDX1) - (QX0)	

CoMAC(R)us(-)	Mixed Multiply-Accumulate & Optional Round
Group	Multiply/Multiply-Accumulate Instructions
Syntax	CoMACus op1, op2
Operation	(tmp) < (op1) * (op2) (ACC) < (ACC) + (tmp)
Syntax	CoMACus op1, op2, rnd
Operation	(tmp) < (op1) * (op2) (ACC) < (ACC) + (tmp) + 00 0000 8000 _h (MAL) < 0
Syntax	CoMACus- op1, op2
Operation	(tmp) < (op1) * (op2) (ACC) < (ACC) - (tmp)
Syntax	CoMACRus op1, op2
Operation	(tmp) < (op1) * (op2) (ACC) < (tmp) - (ACC)
Syntax	CoMACRus op1, op2, rnd
Operation	(tmp) < (op1) * (op2) (ACC) < (tmp) - (ACC) + 00 0000 8000 _h (MAL) < 0
Data Types	DOUBLE WORD
Result	40-bit signed value

Description

Multiplies the two unsigned and signed 16-bit source operands "op1" and "op2", respectively. The obtained signed 32-bit product is first sign-extended, and then, it is optionally negated prior being added/ subtracted to/from the 40-bit ACC register content, finally the obtained result is optionally rounded before being stored in the 40-bit ACC register. The result is never affected by the MP mode flag contained in the MCW register. "-" option is used to negate the specified product, "R" option is used to negate the accumulator content, and finally "rnd" option is used to round the result using two's complement rounding. The default sign option is "+" and the default round option is "no round". When "rnd" option is used, MAL register is automatically cleared. Note that "rnd" and "-" are exclusive as well as "-" and "R". This instruction might be repeated and allows up to two parallel memory reads.

MAC Flags

Ν	Z	С	SV	E	SL
*	*	*	*	*	*

N Set if the most significant bit of the result is set. Cleared otherwise.

- Z Set if the result equals zero. Cleared otherwise.
- C Set if a carry or borrow is generated. Cleared otherwise.
- SV Set if an arithmetic overflow occurred. Not affected otherwise.
- E Set if the MAE is used. Cleared otherwise.
- SL Set if the contents of the ACC is automatically saturated. Not affected otherwise.

138/172

Mnemonic		Rep	Format	Bytes
CoMACus	Rw _n , Rw _m	No	A3 nm 90 00	4
CoMACus-	Rw _n , Rw _m	No	A3 nm A0 00	4
CoMACus	Rw _n , Rw _m , rnd	No	A3 nm 91 00	4
CoMACRus	Rw _n , Rw _m	No	A3 nm B0 00	4
CoMACRus	Rw _n , Rw _m , rnd	No	A3 nm B1 00	4
CoMACus	$[IDX_{i}\otimes], [Rw_{m}\otimes]$	Yes	93 Xm 90 rrrr:rqqq	4
CoMACus-	$[IDX_{i}\otimes], [Rw_{m}\otimes]$	Yes	93 Xm A0 rrrr:rqqq	4
CoMACus	[IDX _i \otimes], [Rw _m \otimes], rnd	Yes	93 Xm 91 rrrr:rqqq	4
CoMACRus	$[IDX_{i}\otimes], [Rw_{m}\otimes]$	Yes	93 Xm B0 rrrr:rqqq	4
CoMACRus	[IDX _i \otimes], [Rw _m \otimes], rnd	Yes	93 Xm Bl rrrr:rqqq	4
CoMACus	Rw_n , [$\operatorname{Rw}_m\otimes$]	Yes	83 nm 90 rrrr:rqqq	4
CoMACus-	$\mathbb{R}w_n$, [$\mathbb{R}w_m \otimes$]	Yes	83 nm A0 rrrr:rqqq	4
CoMACus	$\mathbb{R}\mathbf{w}_{n}$, [$\mathbb{R}\mathbf{w}_{m}\otimes$], rnd	Yes	83 nm 91 rrrr:rqqq	4
CoMACRus	$\mathbb{R}w_n$, [$\mathbb{R}w_m \otimes$]	Yes	83 nm B0 rrrr:rqqq	4
CoMACRus	$\mathbb{R}W_n$, $[\mathbb{R}W_m \otimes]$, rnd	Yes	83 nm B1 rrrr:rqqq	4
Examples				
CoMACus	R5, R8, rnd	;	(ACC) < (ACC) + (R5)*(R8	3) + rnd
CoMACus-	R2, [R7]	;	(ACC) < (ACC) - (R2)*((F	27))
CoMACus	[IDX0 - QX0], [R11	- QR0];	(ACC) < (ACC) + ((IDX0))	*((R11))
		;	(R11) < (R11) - (QR0)	
		;	(IDX0) < (IDX0) - (QX0)	
Repeat 3 times	CoMACus[IDX1+], [R9-	-] ;	(ACC) < (ACC) + ((IDX1))	*((R9))
		;	(R9) < (R9) - 2	
		;	(IDX1) < (IDX1) + 2	
Repeat MRW time	es CoMACus-R3, [R7 - (QR0] ;	(ACC) < (ACC) - (R3)*((F	27))
		;	(R7) < (R7) - (QR0)	
CoMACRus	[IDX1 - QX0], [R4],	rnd ;	(ACC) < ((IDX1))*((R4))-	(ACC)+rnd
		;	(IDX1) < (IDX1) - (QX0)	

A7/

CoMAC(R)su(-)	Mixed Multi	ply-Accumulate & Optional Round	
Group	Multiply/Multiply-Accumulate Instructions		
Syntax	CoMACsu	opl, op2	
Operation	· ± /	< (op1) * (op2) < (ACC) + (tmp)	
Syntax	CoMACsu	op1, op2, rnd	
Operation	_	< (op1) * (op2) < (ACC) + (tmp) + 00 0000 8000 _h < 0	
Syntax	CoMACsu-	opl, op2	
Operation	-	< (op1) * (op2) < (ACC) - (tmp)	
Syntax	CoMACRsu	opl, op2	
Operation	-	< (op1) * (op2) < (tmp) - (ACC)	
Syntax	CoMACRsu	op1, op2, rnd	
Operation	· -	< (opl) * (op2) < (tmp) - (ACC) + 00 0000 8000 _h < 0	
Data Types	DOUBLE WORD)	
Result	40-bit signed value		

Description

Multiplies the two signed and unsigned 16-bit source operands "op1" and "op2", respectively. The obtained signed 32-bit product is first sign-extended, and then, it is optionally negated prior being added/ subtracted to/from the 40-bit ACC register content, finally the obtained result is optionally rounded before being stored in the 40-bit ACC register. The result is never affected by the MP mode flag contained in the MCW register. "-" option is used to negate the specified product, "R" option is used to negate the accumulator content, and finally "rnd" option is used to round the result using two's complement rounding. The default sign option is "+" and the default round option is "no round". When "rnd" option is used, MAL register is automatically cleared. Note that "rnd" and "-" are exclusive as well as "-" and "R". This instruction might be repeated and allows up to two parallel memory reads.

MAC Flags

Ν	Z	С	SV	E	SL
*	*	*	*	*	*

N Set if the most significant bit of the result is set. Cleared otherwise.

- Z Set if the result equals zero. Cleared otherwise.
- C Set if a carry or borrow is generated. Cleared otherwise.
- SV Set if an arithmetic overflow occurred. Not affected otherwise.
- E Set if the MAE is used. Cleared otherwise.
- SL Set if the contents of the ACC is automatically saturated. Not affected otherwise.

140/172

Mnemonic		Rep	Format	Bytes
CoMACsu	Rw _n , Rw _m	No	A3 nm 50 00	4
CoMACsu-	Rw _n , Rw _m	No	A3 nm 60 00	4
CoMACsu	Rw _n , Rw _m , rnd	No	A3 nm 51 00	4
CoMACRsu	Rw _n , Rw _m	No	A3 nm 70 00	4
CoMACRsu	Rw_n , Rw_m , rnd	No	A3 nm 71 00	4
CoMACsu	$[IDX_{i}\otimes], [Rw_{m}\otimes]$	Yes	93 Xm 50 rrrr:rqqq	4
CoMACsu-	$[IDX_1 \otimes], [Rw_m \otimes]$	Yes	93 Xm 60 rrrr:rqqq	4
CoMACsu	[IDX ₁ \otimes], [Rw _m \otimes], rnd	Yes	93 Xm 51 rrrr:rqqq	4
CoMACRsu	$[IDX_1 \otimes], [Rw_m \otimes]$	Yes	93 Xm 70 rrrr:rqqq	4
CoMACRsu	[IDX ₁ \otimes], [Rw _m \otimes], rnd	Yes	93 Xm 71 rrrr:rqqq	4
CoMACsu	Rw _n , [Rw _m ⊗]	Yes	83 nm 50 rrrr:rqqq	4
CoMACsu-	Rw_n , $[Rw_m \otimes]$	Yes	83 nm 60 rrrr:rqqq	4
CoMACsu	Rw_n , [$Rw_m \otimes$], rnd	Yes	83 nm 51 rrrr:rqqq	4
CoMACRsu	Rw_n , $[Rw_m \otimes]$	Yes	83 nm 70 rrrr:rqqq	4
CoMACRsu	$\mathbb{R}w_n$, $[\mathbb{R}w_m \otimes]$, rnd	Yes	83 nm 71 rrrr:rqqq	4
Examples				
CoMACsu	R5, R8, rnd	;	(ACC) < (ACC) + (R5)*(R8	3) + rnd
CoMACsu-	R2, [R7]	;	(ACC) < (ACC) - (R2)*((F	R7))
CoMACsu	[IDX0 - QX0], [R11	- QR0];	(ACC) < (ACC) + ((IDX0))	*((R11))
		;	(R11) < (R11) - (QR0)	
		;	(IDX0) < (IDX0) - (QX0)	
Repeat 3 time	s CoMACsu [IDX1+], [R	.9-] ;	(ACC) < (ACC) + ((IDX1))	*((R9))
		;	(R9) < (R9) - 2	
		;	(IDX1) < (IDX1) + 2	
Repeat MRW ti	mes CoMACsu- R3, [R7 -	QR0] ;	(ACC) < (ACC) - (R3)*((F	R7))
		;	(R7) < (R7) - (QR0)	
CoMACRsu	[IDX1 - QX0], [R4],	rnd ;	(ACC) < ((IDX1))*((R4))	- (ACC)
		;	(IDX1) < (IDX1) - (QX0)	

COMACM(R/-)	Multiply-Accum Parallel Data	ulate Move & Optional Round		
Group	Multiply/Multiply-Accumulate Instructions			
Syntax	Comacm	opl, op2		
Operation	IF $(MP = 1)$ TH	EN		
-		< ((op1))*((op2)) << 1 < (ACC) + (tmp)		
		< ((op1))*((op2)) < (ACC) + (tmp)		
	$((IDX_i(-\otimes)))$	< ((IDX _i))		
Syntax	CoMACM	op1, op2, rnd		
Operation	IF $(MP = 1)$ TH	EN		
		< ((op1))*((op2)) << 1 < (ACC) + (tmp) + 00 0000 8000 _h		
		< ((op1))*((op2)) < (ACC) + (tmp) + 00 0000 8000 _h		
	(MAL) ((IDX _i (-⊗))) "	<0		
Syntax		op1, op2		
Operation	IF (MP = 1) TH			
operation	(tmp)	< ((op1))*((op2)) << 1 < (ACC) - (tmp)		
	(tmp)	< ((op1))*((op2)) < (ACC) - (tmp)		
	$((IDX_i(-\otimes)))$	< ((IDX;))		
Syntax		op1, op2		
Operation	IF $(MP = 1)$ TH	EN		
-	(tmp)	< ((opl))*((op2)) << 1 < (tmp) - (ACC)		
	(ACC)	< ((op1))*((op2)) < (tmp) - (ACC)		
	END IF ((IDX _i (-⊗)))	< ((IDX;))		
Syntax	_	op1, op2, rnd		
Operation	IF $(MP = 1)$ TH			
	(tmp)	< ((op1))*((op2)) << 1 < (tmp) - (ACC) + 00 0000 8000 _h		
	(tmp)	< ((opl))*((op2)) < (tmp) - (ACC) + 00 0000 8000 _h		
	(MAL)	<0		
Data Types	((IDX _i (-⊗))) DOUBLE WORD	$\sim - ((IDA_i))$		
Result	40-bit signed	value		
142/172				

Multiplies the two signed 16-bit source operands "op1" and "op2". The obtained signed 32-bit product is first sign-extended, then and on condition the MP flag is set, it is one-bit left shifted, and next, it is option-ally negated prior being added/subtracted to/from the 40-bit ACC register content, finally the obtained result is optionally rounded before being stored in the 40-bit ACC register. "-" option is used to negate the specified product, "R" option is used to negate the accumulator content, and finally "rnd" option is used to round the result using two's complement rounding. The default sign option is "+" and the default round option is "no round". When "rnd" option is used, MAL register is automatically cleared. Note that "rnd" and "-" are exclusive as well as "-" and "R". This instruction might be repeated and performs two parallel memory reads. In parallel to the arithmetic operation and to the two parallel reads, the data pointed to by IDX_i overwrites another data located in memory (DPRAM). The address of the overwritten data depends on the operation executed on IDX_i, as explained by the following table

Addressing Mode	Overwritten Address
[IDX _i]	(no change)
[IDX _i +]	(IDX _i) - 2
[IDX _i -]	(IDX _i) + 2
[IDX _i +QX _j]	(IDX _i) - (QX _j)
[IDX _i -QX _j]	$(IDX_i) + (QX_j)$

MAC Flags

Ν	Z	С	SV	E	SL
*	*	*	*	*	*

N Set if the most significant bit of the result is set. Cleared otherwise.

Z Set if the result equals zero. Cleared otherwise.

C Set if a carry or borrow is generated. Cleared otherwise.

- SV Set if an arithmetic overflow occurred. Not affected otherwise.
- E Set if the MAE is used. Cleared otherwise.

SL Set if the contents of the ACC is automatically saturated. Not affected otherwise.

Mnemonic		Rep	Format	Bytes
CoMACM	$[IDX_{i}\otimes], [Rw_{m}\otimes]$	Yes	93 Xm D8 rrrr:rqqq	4
CoMACM-	$[IDX_1 \otimes], [Rw_m \otimes]$	Yes	93 Xm E8 rrrr:rqqq	4
Comacm	[IDX _i \otimes], [Rw _m \otimes], rnd	Yes	93 Xm D9 rrrr:rqqq	4
CoMACMR	$[IDX_1 \otimes], [Rw_m \otimes]$	Yes	93 Xm F8 rrrr:rqqq	4
CoMACMR	[IDX _i \otimes], [Rw _m \otimes], rnd	Yes	93 Xm F9 rrrr:rqqq	4

Examples

```
CoMACM [IDX1+QX0],[R10+QR1], rnd ; (ACC) <-- (ACC) + ((IDX1))*((R10)) + rnd
; (R10) <-- (R10) + (QR1)
; ( ((IDX1)-(QX0)) ) <-- ((IDX1))
; (IDX1) <-- (IDX1) + (QX0)
Repeat 3 times CoMACM
CoMACM [IDX0 - QX0], [R8+QR0] ; (ACC) <-- (ACC) + ((IDX0))*((R8))
; (R8) <-- (R8) + (QR0)
; ( ((IDX0) + (QX0)) ) <-- ((IDX0))
; (IDX0) <-- (IDX0) - (QX0)
Repeat MRW times CoMACM
CoMACM [IDX1+QX1], [R7 - QR0] ; (ACC) <-- (ACC) - ((IDX1))*((R7))
; (R7) <-- (R7) - (QR0)
; ( ((IDX1) - (QX1)) ) <-- ((IDX1))
; (IDX1) <-- (IDX1) + (QX1)</pre>
```

CoMACM(R)u(-)	Unsigned Multiply-Accumulate Parallel Data Move & Optional Round		
Group	Multiply/Multiply	-Accumulate Instructions	
Syntax	CoMACMu	opl, op2	
Operation	· ·	< ((op1))*((op2)) < (ACC) + (tmp) < ((IDX _i))	
Syntax	CoMACMu	op1, op2, rnd	
Operation			
Syntax	CoMACMu-	opl, op2	
Operation		< ((op1))*((op2)) < (ACC) - (tmp) < ((IDX _i))	
Syntax	CoMACMRu	opl, op2	
Operation	· ·	< ((op1))*((op2)) < (tmp) - (ACC) < ((IDX _i))	
Syntax	CoMACMRu	opl, op2, rnd	
Operation		< ((op1))*((op2)) < (tmp) - (ACC) + 00 0000 8000 _h < ((IDX _i))	
Data Types	DOUBLE WORD		
Result	40-bit signed val	ue	

A7/

Multiplies the two signed 16-bit source operands "op1" and "op2". The unsigned 32-bit product is first zero-extended, then optionally negated prior being added/subtracted to/from the 40-bit ACC register content, finally the obtained result is optionally rounded before being stored in the 40-bit ACC register. "-" option is used to negate the specified product, "R" option is used to negate the accumulator content, and finally "rnd" option is used to round the result using two's complement rounding. The default sign option is "+" and the default round option is "no round". When "rnd" option is used, MAL register is automatically cleared. Note that "rnd" and "-" are exclusive as well as "-" and "R". This instruction might be repeated and performs two parallel memory reads. In parallel to the arithmetic operation and to the two parallel reads, the data pointed to by IDX_i overwrites another data located in memory (DPRAM). The address of the overwritten data depends on the operation executed on IDX_i as illustrated by the following table.:

Addressing Mode	Overwritten Address
[IDX _i]	(no change)
[IDX _i +]	(IDX _i)- 2
[IDX _i -]	(IDX _i) + 2
[IDX _i +QX _j]	(IDX _i) - (QX _j)
[IDX _i -QX _j]	$(IDX_i) + (QX_j)$

145/172

MAC Flags

Ν	Z	С	SV	E	SL
*	*	*	*	*	*

N Set if the most significant bit of the result is set. Cleared otherwise.

Z Set if the result equals zero. Cleared otherwise.

C Set if a carry or borrow is generated. Cleared otherwise.

SV Set if an arithmetic overflow occurred. Not affected otherwise.

E Set if the MAE is used. Cleared otherwise.

SL Set if the contents of the ACC is automatically saturated. Not affected otherwise.

Addressing Modes

Mnemonic		Rep	Format	Bytes
CoMACMu	$[IDX_{i}\otimes], [Rw_{m}\otimes]$	Yes	93 Xm 18 rrrr:rqqq	4
CoMACMu-	$[IDX_{i}\otimes], [Rw_{m}\otimes]$	Yes	93 Xm 28 rrrr:rqqq	4
CoMACMu	$[IDX_{i}\otimes], [Rw_{m}\otimes], rnd$	Yes	93 Xm 19 rrrr:rqqq	4
CoMACMRu	$[IDX_{i}\otimes], [Rw_{m}\otimes]$	Yes	93 Xm 38 rrrr:rqqq	4
CoMACMRu	$[IDX_{i}\otimes], [Rw_{m}\otimes], rnd$	Yes	93 Xm 39 rrrr:rqqq	4
Examples				
CoMACMu	[IDX1+QX0], [R10+QR1], rnd	d; (ACC)	<(ACC)+ ((IDX1)) * ((R1	L0))+ rnd
		; (R10)	< (R10) + (QR1)	
		; (((I	DX1) - (QX0)))) < ((ID2	X1))
		; (IDX1) < (IDX1) + (QX0)	
Repeat 3	times CoMACMu			
CoMACMu	[IDX0 - QX0], [R8+QR0]	; (ACC)	< (ACC) + ((IDX0))*((1	R8))
		; (R8)	< (R8) + (QR0)	
		; (((I	DX0) + (QX0))) < ((ID:	X0))
		; (IDX0) < (IDX0) - (QX0)	
Repeat MR	W times CoMACMRu			
CoMACMRu	[IDX1+QX1], [R7 - QR0]	; (ACC)	< ((IDX1))*((R7)) - (2	ACC)
		; (R7)	< (R7) - (QR0)	
		; (((I	DX1) - (QX1))) < ((ID2	X1))
		; (IDX1) < (IDX1) + (QX1)	

CoMACM(R)us(-)	Mixed Multiply-Accumulate Parallel Data Move & Optional Round			
Group	Multiply/Multiply	Multiply/Multiply-Accumulate Instructions		
Syntax	CoMACMus	opl, op2		
Operation		< ((op1))*((op2)) < (ACC) + (tmp) < ((IDX _i))		
Syntax	CoMACMus	op1, op2, rnd		
Operation	(tmp) (ACC) (MAL) ((IDX _i (-⊗)))			
Syntax	CoMACMus-	opl, op2		
Operation		< ((op1))*((op2)) < (ACC) - (tmp) < ((IDX _i))		
Syntax	CoMACMRus	opl, op2		
Operation	-	< ((op1))*((op2)) < (tmp) - (ACC) < ((IDX _i))		
Syntax	CoMACMRus	op1, op2, rnd		
Operation	. 1,			
Data Types	DOUBLE WORD			
Result	40-bit signed val	ue		

Multiplies the two signed 16-bit source operands "op1" and "op2". The obtained signed 32-bit product is first sign-extended, it is then optionally negated prior being added/subtracted to/from the 40-bit ACC register content, finally the obtained result is optionally rounded before being stored in the 40-bit ACC register. "-" option is used to negate the specified product, "R" option is used to negate the accumulator content, and finally "rnd" option is used to round the result using two's complement rounding. The default sign option is "+" and the default round option is "no round". When "rnd" option is used, MAL register is automatically cleared. Note that "rnd" and "-" are exclusive as well as "-" and "R". This instruction might be repeated and performs two parallel memory reads.

In parallel to the arithmetic operation and to the two parallel reads, the data pointed to by IDX_i overwrites another data located in memory (DPRAM). The address of the overwritten data depends on the operation executed on IDX_i, as illustrated by the following table:

Addressing Mode	Overwritten Address
[IDX _i]	(no change)
[IDX _i +]	(IDX _i) - 2
[IDX _i -]	(IDX _i) + 2
[IDX _i +QX _j]	(IDX _i) - (QX _j)
[IDX _i - QX _j]	$(IDX_i) + (QX_j)$

MAC Flags

Ν	Z	С	SV	E	SL
*	*	*	*	*	*

N Set if the most significant bit of the result is set. Cleared otherwise.

Z Set if the result equals zero. Cleared otherwise.

C Set if a carry or borrow is generated. Cleared otherwise.

SV Set if an arithmetic overflow occurred. Not affected otherwise.

E Set if the MAE is used. Cleared otherwise.

SL Set if the contents of the ACC is automatically saturated. Not affected otherwise.

Mnemonic		Rep	Format	Bytes
CoMACMus	$[IDX_{i}\otimes], [Rw_{m}\otimes]$	Yes	93 Xm 98 rrrr:rqqq	4
CoMACMus-	$[IDX_{i}\otimes], [Rw_{m}\otimes]$	Yes	93 Xm A8 rrrr:rqqq	4
CoMACMus	$[IDX_{i}\otimes], [Rw_{m}\otimes], rnd$	Yes	93 Xm 99 rrrr:rqqq	4
CoMACMRus	$[IDX_{i}\otimes], [Rw_{m}\otimes]$	Yes	93 Xm B8 rrrr:rqqq	4
CoMACMRus	$[IDX_{i}\otimes], [Rw_{m}\otimes], rnd$	Yes	93 Xm B9 rrrr:rqqq	4
Examples				
CoMACMus [IDX	[]+QX0], [R10+QR1], rnd	d; (ACC))<(ACC) + ((IDX1))*((R	10)) +rnd
		; (R10)) < (R10) + (QR1)	
		; (((]	IDX1) - (QX0))))< ((ID2	X1))
		; (IDX1	L) < (IDX1) + (QX0)	
Repeat 3 times	CoMACMus			
CoMACMus [IDX	0 - QX0], [R8+QR0]	; (ACC)) < (ACC) + ((IDX0))*((R8))
		; (R8)	< (R8) + (QR0)	
		; (((]	IDX0) + (QX0)))) < ((II	DX0))
		; (IDX()) < (IDX0) - (QX0)	
Repeat MRW tim	es CoMACMRus			
CoMACMRus [IDX	1+QX1], [R7 - QR0], rn	d; (ACC))<((IDX1))*((R7))-(ACC)+rnd
		; (R7)	< (R7) - (QR0)	
		; (((]	IDX1) - (QX1)))< ((ID2	X1))
		; (IDX]	L) < (IDX1) + (QX1)	

CoMACM(R)su(-)	Mix. Multiply-Accumulate Parallel Data Move & Optional Round		
Group	Multiply/Multiply-Accumulate Instructions		
Syntax	CoMACMsu	opl, op2	
Operation		< ((op1))*((op2)) < (ACC) + (tmp) < ((IDX _i))	
Syntax	CoMACMsu	opl, op2, rnd	
Operation	(tmp) (ACC) (MAL) ((IDX _i (-⊗)))		
Syntax	CoMACMsu-	opl, op2	
Operation		< ((op1))*((op2)) < (ACC) - (tmp) < ((IDX _i))	
Syntax	CoMACMRsu	opl, op2	
Operation		< ((op1))*((op2)) < (tmp) - (ACC) < ((IDX _i))	
Syntax	CoMACMRsu	op1, op2, rnd	
Operation			
Data Types	DOUBLE WORD		
Result	40-bit signed val	ue	

Multiplies the two signed 16-bit source operands "op1" and "op2". The obtained signed 32-bit product is first sign-extended, it is then optionally negated prior being added/subtracted to/from the 40-bit ACC register content, finally the obtained result is optionally rounded before being stored in the 40-bit ACC register. "-" option is used to negate the specified product, "R" option is used to negate the accumulator content, and finally "rnd" option is used to round the result using two's complement rounding. The default sign option is "+" and the default round option is "no round". When "rnd" option is used, MAL register is automatically cleared. Note that "rnd" and "-" are exclusive as well as "-" and "R". This instruction might be repeated and performs two parallel memory reads.

In parallel to the arithmetic operation and to the two parallel reads, the data pointed to by IDX_i overwrites another data located in memory (DPRAM). The address of the overwritten data depends on the operation executed on IDX_i, as illustrated by the following table:

Addressing Mode	Overwritten Address
[IDX _i]	(no change)
[IDX _i +]	(IDX _i) - 2
[IDX _i -]	(IDX _i) + 2
[IDX _i +QX _j]	(IDX _i) - (QX _j)
[IDX _i - QX _j]	$(IDX_i) + (QX_j)$

MAC Flags

Ν	Z	С	SV	E	SL
*	*	*	*	*	*

N Set if the m.s.b. of the result is set. Cleared otherwise.

Z Set if the result equals zero. Cleared otherwise.

C Set if a carry or borrow is generated. Cleared otherwise.

SV Set if an arithmetic overflow occurred. Not affected otherwise.

E Set if the MAE is used. Cleared otherwise.

SL Set if the contents of the ACC is automatically saturated. Not affected otherwise.

Addressing Modes

Mnemonic		Rep	Format	Bytes
CoMACMsu	$[IDX_{i}\otimes], [Rw_{m}\otimes]$	Yes	93 Xm 58 rrrr:rqqq	4
CoMACMsu-	$[IDX_{i}\otimes], [Rw_{m}\otimes]$	Yes	93 Xm 68 rrrr:rqqq	4
CoMACMsu	$[IDX_{i}\otimes], [Rw_{m}\otimes], rnd$	Yes	93 Xm 59 rrrr:rqqq	4
CoMACMRsu	$[IDX_{i}\otimes], [Rw_{m}\otimes]$	Yes	93 Xm 78 rrrr:rqqq	4
CoMACMRsu	$[IDX_{i}\otimes], [Rw_{m}\otimes], rnd$	Yes	93 Xm 79 rrrr:rqqq	4
Example				
CoMACMsu	[IDX1+QX0], [R10+QR1], rnd	;	(ACC)< (ACC)+((IDX1))*((R10)) + rnd
		;	(R10) < (R10) + (QR1)	
		;	(((IDX1) -(QX0))) < ((IDX	1))
		;	(IDX1) < (IDX1) + (QX0)	
Repeat 3 t	imes CoMACMsu			
CoMACMsu	[IDX0 - QX0], [R8+QR0], rnd	;	(ACC) < (ACC) + ((IDX0))*((R8))
		;	(R8) < (R8) + (QR0)	
		;	(((IDX0) + (QX0))) < ((IDX	0))
		;	(IDX0) < (IDX0) - (QX0)	
Repeat MRW	times CoMACMRsu			
CoMACMRsu	[IDX1+QX1], [R7 - QR0], rnd	;	(ACC) < ((IDX1))*((R7)) - (A	ACC) + rnd
		;	(R7) < (R7) - (QR0)	
		;	(((IDX1)) - (QX1))) < ((I	DX1))
		;	(IDX1) < (IDX1) + (QX1)	

CoMAX	Maximum
Group	Compare Instructions
Syntax	CoMAXop1, op2
Operation	(tmp) < (op2)\(op1) (ACC) < max((ACC), (tmp))
Data Types	DOUBLE WORD
Result	40-bit signed value

Description

Compares a signed 40-bit operand against the ACC register content. The 40-bit operand results from the concatenation of the two source operands op1 (LSW) and op2 (MSW) which is then sign-extended. If the contents of the ACC register is smaller than the 40-bit operand, then the ACC register is loaded with it. Otherwise the ACC register remains unchanged. The MS bit of the MCW register does not affect the result. This instruction is repeatable with indirect addressing modes.

MAC Flags

Ν	Z	С	SV	E	SL
*	*	0	-	*	*

N Set if the most significant bit of the result is set. Cleared otherwise.

Z Set if the result equals zero. Cleared otherwise.

C Cleared always.

SV Not affected.

E Set if the MAE is used. Cleared otherwise.

SL Set if the contents of the ACC register is changed. Not affected otherwise.

Addressing Modes

Mnemonic		Rep	Format	Bytes
CoMAX	Rw _n , Rw _m	No	A3 nm 3A 00	4
CoMAX	$[IDX_{i}\otimes], [Rw_{m}\otimes]$	Yes	93 Xm 3A rrrr:rqqq	4
CoMAX	Rw_n , $[\operatorname{Rw}_m\otimes]$	Yes	83 nm 3A rrrr:rqqq	4
Examples				
CoMAX	[IDX1+QX0], [R11+QR1]	; (ACC)	< Max((ACC),((R11))\((IDX1)))
		; (R11)	< (R11) + (QR1)	
		; (IDX1) < (IDX1) + (QX0)	
CoMAX	R1, R10	; (ACC)	< Max((ACC), (R10) $($	R1))
Repeat 23 ti	mes CoMAX			
CoMAX	R5, [R6 - QR0]	; (ACC)	< Max((ACC), ((R6)) \setminus	(R5)))
		; (R6)	< (R6) - (QR0)	

Comin	Minimum				
Group	Compare Instru	ctions			
Syntax	CoMIN	opl, op2			
Operation	(tmp) (ACC)	< (op2)\(op1) < min((ACC), (tmp))			
Data Types	DOUBLE WORD				
Result	40-bit signed	value			

Description

Compares a signed 40-bit operand against the ACC register content. The 40-bit operand results from the concatenation of the two source operands op1 (LSW) and op2 (MSW) which is then sign-extended. If the contents of the ACC register is greater than the 40-bit operand, then the ACC register is loaded with it. Otherwise the ACC register remains unchanged. The MS bit of the MCW register does not affect the result. This instruction is repeatable with indirect addressing modes.

MAC Flags

Ν	z	С	SV	E	SL
*	*	0	-	*	*

N Set if the most significant bit of the result is set. Cleared otherwise.

- Z Set if the result equals zero. Cleared otherwise.
- C Cleared always.
- SV Not affected.
- E Set if the MAE is used. Cleared otherwise.

SL Set if the contents of the ACC register is changed. Not affected otherwise.

Mnemonic		Rep	Format	Bytes
CoMIN	Rw _n , Rw _m	No	A3 nm 7A 00	4
CoMIN	$[IDX_{i}\otimes], [Rw_{m}\otimes]$	Yes	93 Xm 7A rrrr:rqqq	4
CoMIN	Rw_n , $[Rw_m \otimes]$	Yes	83 nm 7A rrrr:rqqq	4
Examples				
CoMIN	[IDX1+QX0], [R11+QR1]	; (ACC)<-	min((ACC), ((R11)) $($	IDX1)))
		; (R11) •	< (R11) + (QR1)	
		; (IDX1)	< (IDX1) + (QX0)	
CoMIN	R1, R10	; (ACC) •	< min((ACC), (R10)\(R1))
Repeat 23	3 times CoMIN			
CoMIN	R5, [R6 - QR0]	; (ACC) •	< min((ACC), ((R6))\(R	5)))
		; (R6) <-	(R6) - (QR0)	

CoMOV	Memory to Memo	ry Move
Group	Transfer Instr	uctions
Syntax	CoMOV	opl, op2
Operation	(op1)	< (op2)
Data Types	WORD	

Moves the contents of the memory location specified by the source operand, op2, to the memory location specified by the destination operand op1. This instruction is repeatable. Note that, unlike for the other instructions, IDX, can address the entire memory. This instruction does not affect the Mac Flags but modify the CPU Flags as any other MOV instruction.

CPU Flags

E	Z	V	С	Ν
*	*	-	-	*

Е Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.

Ζ Set if the value of the source operand op2 equals zero. Cleared otherwise.

- V Not affected.
- С Not affected.
- Ν Set if the most significant bit of the source operand op2 is set. Cleared otherwise.

MAC Flags

	Ν	Z	С		sv	Е	SL
	-	-	-		-	-	-
Ν	Not affe						
Z	Not affe	cted.					
С	Not affe	cted.					
SV	Not affe	cted.					
Е	Not affe	cted.					
SL	Not affe	cted.					
Addres	sing Mod	les					
Mnemo	onic			Rep	Format		Bytes
CoMOV		$[IDX_i \otimes],$	[Rw _m ⊗]	Yes	D3 Xm (00 rrrr:rqqq	4
Examp	les						
Repeat	t 24 tin	nes CoMOV	[IDX1+QX0],	[R11+QR1]	; ((IDX1)) < ((R11))
					; (R11) < (R11	.) + (QR1)
					; (IDX1) < (ID	DX1) + (QX0)
\\\							153/172

CoMUL(-)	Signed Multipl	y & Optional Round				
Group	Multiply/Multiply-Accumulate Instructions					
Syntax	CoMUL	opl, op2				
Operation	ELSE	IEN < ((op1) * (op2)) << 1 < (op1) * (op2)				
Syntax	CoMUL-	opl, op2				
Operation	ELSE	IEN < (((opl) * (op2)) << 1) < ((opl) * (op2))				
Syntax	CoMUL	opl, op2, rnd				
Operation	ELSE	< ((op1) * (op2)) << 1 + 00 0000 8000 _h < (op1) * (op2) + 00 0000 8000 _h				
Data Types	DOUBLE WORD					
Result	32-bit signed	value				

Description

Multiplies the two signed 16-bit source operands "op1" and "op2". The obtained signed 32-bit product is first sign-extended, then and on condition MP is set, it is one-bit left shifted, and finally, it is optionally either negated or rounded before being stored in the 40-bit ACC register. The "-" option is used to negate the specified product while the "rnd" option is used to round the product using two's complement round-ing. The default sign option is "+" and the default round option is "no round". When "rnd" option is used, MAL register is automatically cleared. "rnd" and "-" are exclusive. This non-repeatable instruction allows up to two parallel memory reads

MAC Flags

Ν	Z	С	sv	E	SL
*	*	0	-	*	*

N Set if the most significant bit of the result is set. Cleared otherwise.

- Z Set if the result equals zero. Cleared otherwise.
- C Always cleared.
- SV Not affected.
- E Always cleared when MP is cleared, otherwise, only set in case of 8000_h by 8000_h multiplication.
- SL Not affected when MP or MS are cleared, otherwise, only set in case of 8000_h by 8000_h multiplication.

Addressing Modes

Mnemonic		Rep	Format	Bytes
CoMUL	Rw _n , Rw _m	No	A3 nm C0 00	4
CoMUL-	Rw _n , Rw _m	No	A3 nm C8 00	4
CoMUL	Rw _n , Rw _m , rnd	No	A3 nm C1 00	4
CoMUL	[IDX _i \otimes], [Rw _m \otimes]	No	93 Xm C0 0:0qqq	4
CoMUL-	[IDX ₁ \otimes], [Rw _m \otimes]	No	93 Xm C8 0:0qqq	4
CoMUL	[IDX _i \otimes], [Rw _m \otimes], rnd	No	93 Xm C1 0:0qqq	4
CoMUL	Rw_n , $[Rw_m\otimes]$	No	83 nm C0 0:0qqq	4
CoMUL-	Rw_n , $[\operatorname{Rw}_m\otimes]$	No	83 nm C8 0:0qqq	4
CoMUL	Rw_n , $[Rw_m \otimes]$, rnd	No	83 nm C1 0:0qqq	4
Examples				
CoMUL	R0, R1, rnd	;	(ACC) < (R0)*(R1) + rnd	
CoMUL-	R2, [R6+]	;	(ACC)<(R2)*((R6))	
		;	(R6) < (R6) + 2	
CoMUL	[IDX0+QX1], [R11+]	;	(ACC) < ((IDX0))*((R11)))
		;	(R11)< (R11) + 2	
		; ((IDX0) < (IDX0) + (QX1)	
CoMUL-	[IDX1-], [R15+QR0]	; ((ACC) <((IDX1))*((R15)))
		;	(R15) < (R15) + (QR0)	
		; ((IDX1) < (IDX1) - 2	
CoMUL	[IDX1+QX0], [R9 - QR1], r:	nd ;	(ACC) < ((IDX1))*((R9))	+ rnd
		; ((R9) < (R9) - (QR1)	
		; ((IDX1) < (IDX1) + (QX0)	•

Multiplication Examples

Cases	op 1	op 2	rnd	MAE	MAH	MAL	Ν	z	С	sv	Е	SL
MP=0, MS=x	8000 _h	8000 _h	0	00 _h	4000 _h	0000 _h	0	0	0	-	0	-
MP=1, MS=0			0	00 _h	8000 _h	0000 _h	0	0	0	-	1	-
MP=1, MS=1			0	00 _h	7FFF _h	FFFF _h	0	0	0	-	0	1
MP=0, MS=x	7FFF _h	7FFF _h	0	00 _h	3FFF _h	0001 _h	0	0	0	-	0	-
MP=1, MS=x			0	00 _h	7FFE _h	0002 _h	0	0	0	-	0	-
MP=1, MS=x			1	00 _h	7FFE _h	0000 _h	0	0	0	-	0	-
MP=0, MS=x	4001 _h	F456 _h	0	FF _h	FD15 _h	7456 _h	1	0	0	-	0	-
MP=1, MS=x			0	FF _h	FA2A _h	E8AC _h	1	0	0	-	0	-
MP=0, MS=x			1	FF _h	FD15 _h	0000 _h	1	0	0	-	0	-
MP=1, MS=x			1	FF _h	FA2B _h	0000 _h	1	0	0	-	0	-

CoMULu(-)	Unsigned Multi	iply & Optional Round
Group	Multiply/Multi	ply-Accumulate Instructions
Syntax	CoMULu	opl, op2
Operation	(ACC)	< (op1) * (op2)
Syntax	CoMULu-	opl, op2
Operation	(ACC)	< ((op1) * (op2))
Syntax	CoMULu	op1, op2, rnd
Operation		< (opl) * (op2) + 00 0000 8000 _h < 0
Data Types	DOUBLE WORD	
Result	32-bit signed	value

Description

Multiply the two unsigned 16-bit source operands "op1" and "op2". The unsigned 32-bit product is first zero-extended, and then, it is optionally either negated or rounded before being stored in the 40-bit ACC register. The result is never affected by the MP mode flag of the MCW register. The "-" option is used to negate the specified product while the "rnd" option is used to round the product using two's complement rounding. The default sign option is "+" and the default round option is "no round". When "rnd" option is used, MAL register is automatically cleared. "rnd" and "-" are exclusive. This non-repeatable instruction allows up to two parallel memory reads.

MAC Flags

Ν	Z	С	SV	E	SL
*	*	0	-	0	-

N Set if the most significant bit of the result is set. Cleared otherwise.

Z Set if the result equals zero. Cleared otherwise.

- C Always cleared.
- SV Not affected.
- E Always cleared.
- SL Not affected.

Mnemonic		Rep	Format	Bytes
CoMULu	Rw _n , Rw _m	No	A3 nm 00 00	4
CoMULu-	Rw _n , Rw _m	No	A3 nm 08 00	4
CoMULu	Rw _n , Rw _m , rnd	No	A3 nm 01 00	4
CoMULu	$[IDX_{i}\otimes], [Rw_{m}\otimes]$	No	93 Xm 00 0:0qqq	4
CoMULu-	$[IDX_{i}\otimes], [Rw_{m}\otimes]$	No	93 Xm 08 0:0qqq	4
CoMULu	$[IDX_{i}\otimes], [Rw_{m}\otimes], rnd$	No	93 Xm 01 0:0qqq	4
CoMULu	Rw_n , $[\operatorname{Rw}_m\otimes]$	No	83 nm 00 0:0qqq	4
CoMULu-	Rw_n , $[\operatorname{Rw}_m\otimes]$	No	83 nm 08 0:0qqq	4
CoMULu	$\mathbb{R}w_n$, $[\mathbb{R}w_m \otimes]$, rnd	No	83 nm 01 0:0qqq	4

Notes: The result of CoMULu is never saturated, whatever the value of MS bit is. (see multiplication examples below).

Examples

CoMULu	R0, R1, rnd	; (ACC) < (R0)*(R1) + rnd
CoMULu-	R2, [R6+]	; (ACC) <(R2)*((R6))
		; (R6) < (R6) + 2
CoMULu	[IDX0], [R11+]	; (ACC) < ((IDX0))*((R11))
		; (R11) < (R11) + 2
CoMULu-	[IDX1-], [R15+QR0]	; (ACC) <((IDX1))*((R15))
		; (R15) < (R15) + (QR0)
		; (IDX1) < (IDX1) - 2
CoMULu	[IDX0+QX0], [R9-], rnd	; (ACC) < ((IDX0))*((R9)) + rnd
		; (R9) < (R9) - 2
		; (IDX0) < (IDX0) + (QX0).

Multiplication Examples

A7/

Cases	op 1	op 2	rnd	MAE	MAH	MAL	N	z	С	sv	Е	SL
MP=x, MS=x	8000 _h	8000 _h	х	00 _h	4000 _h	0000 _h	0	0	0	-	0	-
MP=x, MS=x	7FFF _h	7FFF _h	0	00 _h	3FFF _h	0001 _h	0	0	0	-	0	-
			1	00 _h	3FFF _h	0000 _h	0	0	0	-	0	-
MP=x, MS=x	8001 _h	F456 _h	0	00 _h	7A2B _h	F456 _h	0	0	0	-	0	-
			1	00 _h	7A2C _h	0000 _h	0	0	0	-	0	-
MP=x, MS=x	FFFF _h	FFFF _h	0	00 _h	FFFE _h	0001 _h	0	0	0	-	0	-
			1	00 _h	FFFE _h	0000 _h	0	0	0	-	0	-

CoMULus(-)	Mixed Multiply	& Optional Round
Group	Multiply/Multi	ply-Accumulate Instructions
Syntax	CoMULus	opl, op2
Operation	(ACC)	< (op1) * (op2)
Syntax	CoMULus-	opl, op2
Operation	(ACC)	< ((op1) * (op2))
Syntax	CoMULus	op1, op2, rnd
Operation	(ACC) (MAL)	< (op1) * (op2) + 00 0000 8000 _h < 0
Data Types	DOUBLE WORD	
Result	32-bit signed	value

Description

Multiply the two 16-bit unsigned and signed source operands "op1" and "op2", respectively. The obtained signed 32-bit product is first sign-extended, then it is optionally either negated or rounded before being stored in the 40-bit ACC register. The result is never affected by the MP mode flag contained in the MCW register. The "-" option is used to negate the specified product while the "rnd" option is used to round the product using two's complement rounding. The default sign option is "+" and the default round option is "no round". When "rnd" option is used, MAL register is automatically cleared. "rnd" and "-" are exclusive. This non-repeatable instruction allows up to two parallel memory reads.

MAC Flags

Ν	Z	С	SV	E	SL
*	*	0	-	0	-

N Set if the most significant bit of the result is set. Cleared otherwise.

Z Set if the result equals zero. Cleared otherwise.

- C Always cleared.
- SV Not affected.
- E Always cleared.
- SL Not affected.

Mnemonic		Rep	Format	Bytes
CoMULus	Rw _n , Rw _m	No	A3 nm 80 00	4
CoMULus-	Rw _n , Rw _m	No	A3 nm 88 00	4
CoMULus	Rw_n , Rw_m , rnd	No	A3 nm 81 00	4
CoMULus	$[IDX_{i}\otimes], [Rw_{m}\otimes]$	No	93 Xm 80 0:0qqq	4
CoMULus-	$[IDX_{i}\otimes], [Rw_{m}\otimes]$	No	93 Xm 88 0:0qqq	4
CoMULus	$[IDX_{i}\otimes], [Rw_{m}\otimes], rnd$	No	93 Xm 81 0:0qqq	4
CoMULus	Rw_n , [$\operatorname{Rw}_m\otimes$]	No	83 nm 80 0:0qqq	4
CoMULus-	Rw _n , [Rw _m ⊗]	No	83 nm 88 0:0qqq	4
CoMULus	Rw_n , $[Rw_m \otimes]$, rnd	No	83 nm 81 0:0qqq	4

Examples

CoMULus	R0, R1, rnd	; (ACC) < (R0)*(R1) + rnd
CoMULus-	R2, [R6+]	; (ACC) <(R2)*((R6))
		; (R6) < (R6) + 2
CoMULus	[IDX1+QX0], [R11+QR0]	; (ACC) < ((IDX1))*((R11))
		; (R11) < (R11) + (QR0)
		; (IDX1) < (IDX1) + (QX0)
CoMULus-	[IDX0], [R15]	; (ACC) <((IDX0))*((R15))
CoMULus	[IDX0+QX0], [R9-QR1], rnd	; (ACC) < ((IDX0))*((R9)) + rnd
		; (R9) < (R9) - (QR1)
		; (IDX0) < (IDX0) + (QX0).

Multiplication Examples

Cases	op 1	op 2	rnd	MAE	МАН	MAL	Ν	Z	С	sv	Е	SL
MP=x, MS=x	8000 _h	8000 _h	х	FF _h	C000 _h	0000 _h	1	0	0	-	0	-
MP=x, MS=x	7FFF _h	7FFF _h	0	00 _h	3FFF _h	0001 _h	0	0	0	-	0	-
			1	00 _h	3FFF _h	0000 _h	0	0	0	-	0	-
MP=x, MS=x	8001 _h	F456 _h	0	FF _h	FA2A _h	F456 _h	1	0	0	-	0	-
			1	FF _h	FA2B _h	0000 _h	1	0	0	-	0	-

CoMULsu(-)	Mixed Multiply	& Optional Round							
Group	Multiply/Multi	Multiply/Multiply-Accumulate Instructions							
Syntax	CoMULsu	opl, op2							
Operation	(ACC)	< (op1) * (op2)							
Syntax	CoMULsu-	opl, op2							
Operation	(ACC)	< ((op1) * (op2))							
Syntax	CoMULsu	op1, op2, rnd							
Operation	(ACC) (MAL)	< (op1) * (op2) + 00 0000 8000 _h < 0							
Data Types	DOUBLE WORD								
Result	32-bit signed	value							

Description

Multiply the two 16-bit signed and unsigned source operands "op1" and "op2", respectively. The obtained signed 32-bit product is first sign-extended, then, it is optionally either negated or rounded before being stored in the 40-bit ACC register. The result is never affected by the MP mode flag contained in the MCW register. The "-" option is used to negate the specified product while the "rnd" option is used to round the product using two's complement rounding. The default sign option is "+" and the default round option is "no round". When "rnd" option is used, MAL register is automatically cleared. "rnd" and "-" are exclusive. This non-repeatable instruction allows up to two parallel memory reads.

MAC Flags

Ν	Z	С	SV	E	SL
*	*	0	-	0	-

Ν Set if the most significant bit of the result is set. Cleared otherwise.

- Ζ Set if the result equals zero. Cleared otherwise.
- С Always cleared.
- SV Not affected.
- Е Always cleared.
- SL Not affected.

Mnemonic		Rep	Format	Bytes
CoMULsu	Rw _n , Rw _m	No	A3 nm 40 00	4
CoMULsu-	Rw _n , Rw _m	No	A3 nm 48 00	4
CoMULsu	Rw _n , Rw _m , rnd	No	A3 nm 41 00	4
CoMULsu	$[IDX_{i}\otimes], [Rw_{m}\otimes]$	No	93 Xm 40 0:0qqq	4
CoMULsu-	$[IDX_{i}\otimes], [Rw_{m}\otimes]$	No	93 Xm 48 0:0qqq	4
CoMULsu	$[IDX_i \otimes], [Rw_m \otimes], rnd$	No	93 Xm 41 0:0qqq	4
CoMULsu	Rw _n , [Rw _m ⊗]	No	83 nm 40 0:0qqq	4
CoMULsu-	Rw _n , [Rw _m ⊗]	No	83 nm 48 0:0qqq	4
CoMULsu	Rw_n , $[Rw_m \otimes]$, rnd	No	83 nm 41 0:0qqq	4
160/172				5

Examples

CoMULsu	R0, R1, rnd	; (ACC) < (R0)*(R1) + rnd
CoMULsu-	R2, [R6+]	; (ACC) <(R2)*((R6))
		; (R6) < (R6) + 2
CoMULsu	[IDX0], [R11+]	; (ACC) < ((IDX0))*((R11))
		; (R11) < (R11) + 2
CoMULsu-	[IDX1-], [R15]	; (ACC) <((IDX1))*((R15))
		; (IDX1) < (IDX1) - 2
CoMULsu	[IDX0+QX0], [R9 - QR1], rnd	; (ACC) < ((IDX0))*((R9)) + rnd
		; (R9) < (R9) - (QR1)
		; (IDX0) < (IDX0) + (QX0).

Multiplication Examples

A7/

Cases	op 1	op 2	rnd	MAE	MAH	MAL	Ν	Z	С	sv	Е	SL
MP=x, MS=x	8000 _h	8000 _h	х	FF _h	C000 _h	0000 _h	1	0	0	-	0	-
MP=x, MS=x	7FFF _h	7FFF _h	0	00 _h	3FFF _h	0001 _h	0	0	0	-	0	-
			1	00 _h	3FFF _h	0000 _h	0	0	0	-	0	-
MP=x, MS=x	8001 _h	F456 _h	0	FF _h	85D5 _h	F456 _h	1	0	0	-	0	-
			1	FF _h	85D6 _h	0000 _h	1	0	0	-	0	-

Coneg	Negate Accumulator with Optional Rounding
Group	32-bit Arithmetic Instructions
Syntax	CoNEG CoNEG nd
Operation	IF (rnd) THEN (ACC) < 0 - (ACC) + 00 0000 8000 _h (MAL) < 0 ELSE (ACC) < 0 - (ACC) END IF
Data Types	ACCUMULATOR
Result	40-bit signed value

Description

The Accumulator content is subtracted from zero and the result is optionally rounded before being stored in the accumulator register. With "rnd" option MAL is cleared. When the MS bit of the MCW register is set and when a 32-bit overflow or underflow occurs, the obtained result becomes 00 7FFF FFFF_h or FF 8000 0000_{h} , respectively. This instruction is not repeatable

MAC Flags

Ν	z	С	SV	E	SL
*	*	*	*	*	*

N Set if the m.s.b. of the result is set. Cleared otherwise.

Z Set if the result equals zero. Cleared otherwise.

C Set if a borrow is generated. Cleared otherwise.

SV Set if an arithmetic overflow occurred. Not affected otherwise.

E Set if the MAE is used. Cleared otherwise.

SL Set if the contents of the ACC is automatically saturated. Not affected otherwise.

Addressing Modes

Mnemonic		Rep	Format	Bytes
CoNEG		No	A3 00 32 00	4
CoNEG	rnd	No	A3 00 72 00	4

Examples

CoNEG		;	(ACC)	<	0	-	(ACC)		
CoNEG	rnd	;	(ACC)	<	0	-	(ACC)	+	rnd

Instr	MS	rnd	ACC (before)	ACC (after)	N	Z	С	sv	Е	SL
CoNEG	х	No	00 1234 5678 _h	FF EDCB A988 _h	1	0	0	-	0	-
CoNEG	х	Yes	00 1234 5678 _h	FF EDCC 0000 _h	1	0	0	-	0	-

; (IDX0) <-- (IDX0) + (QX1)

CoNOP	No-Operation			
Group	40-bit Arithmetic Instructions			
Syntax	CoNOP			
Operation	No Operation			

Description

Modifies the address pointers without changing the internal MAC-Unit registers.

MAC Flags

	N	Z	С	SV	Е	SL
	-	-	-	-	-	-
N Z C SV E SL	Not affe Not affe Not affe Not affe Not affe Not affe	ected ected ected ected				
	sing Mod		R	en Form	at	Bytes

Mnemonic		Rep	Format	Bytes
CoNOP	[Rw _m ⊗]	Yes	93 1m 5A rrrr:rqqq	4
CoNOP	$[IDX_i \otimes], [Rw_m \otimes]$	Yes	93 Xm 5A rrrr:rqqq	4
Example				
CoNOP	[IDX0+QX1], [R11+QR1]		; (R11) < (R11) + (QR1)	

163/17	'2
--------	----

CoRND	Round Accumulator			
Group	Shift Instructions			
Syntax	CoRND			
Operation	(ACC) < (ACC) + 00 0000 8000 _h (MAL) < 0			
Data Types	ACCUMULATOR			
Result	40-bit signed value			

Description

Rounds the ACC register contents by adding 0000 8000h to it and store the result in the ACC register and the lower part of the ACC register, MAL, is cleared. When the MS bit of the MCW register is set and when a 32-bit overflow or underflow occurs, the obtained result becomes 00 7FFF FFFF_h or FF 8000 0000_h, respectively. This instruction is not repeatable.

MAC Flags

Ν	Z	С	SV	Е	SL
*	*	*	*	*	*

N Set if the most significant bit of the result is set. Cleared otherwise.

Z Set if the result equals zero. Cleared otherwise.

C Set if a carry is generated. Cleared otherwise.

SV Set if an arithmetic overflow occurred. Not affected otherwise.

E Set if the MAE is used. Cleared otherwise.

SL Set if the contents of the ACC is automatically saturated. Not affected otherwise.

Addressing Modes

Mnemonic	Rep	Format	Bytes
Cornd	No	A3 00 B2 00	4

Notes: CoRND is equivalent to CoASHR #0, rnd.

Example

CORND ; (ACC) <-- (ACC) + rnd

CoSHL	Accumulator Lo	gical Shift Left
Group	Shift Instruct	ions
Syntax	CoSHL	opl
Operation	(ACC ₀)	<pre>< 0 ut) \neq 0 < (ACC₃₉) < (ACC_{n-1}) [n=139]</pre>
Data types	ACCUMULATOR	
Result	40-bit signed	value

Shifts the ACC register left by the number of times specified by the operand op1. The least significant bits of the result are filled with zeros. Only shift values from 0 to 8 (inclusive) are allowed. "op1" can be either a 5-bit unsigned immediate data, or the least significant 5 bits (considered as unsigned data) of any register directly or indirectly addressed operand. When the MS bit of the MCW register is set and when a 32-bit overflow or underflow occurs, the obtained result becomes 00 7FFF FFFF_h or FF 8000 0000_h, respectively. This instruction is repeatable when "op1" is not an immediate operand.

MAC Flags

Ν	Z	С	sv	E	SL
*	*	*	*	*	*

N Set if the most significant bit of the result is set. Cleared otherwise.

- Z Set if the result equals zero. Cleared otherwise.
- C Carry flag is set according to the last most significant bit shifted out of ACC.
- SV Set if the last shifted out bit is different from N.
- E Set if the MAE is used. Cleared otherwise.
- SL Set if the content of the ACC is automatically saturated. Not affected otherwise.

Addressing Modes

Mnemonic			Rep	Format	Bytes
CoSHL	Rw _n		Yes	A3 nn 8A rrrr:r000	4
CoSHL	#data ₅		No	A3 00 82 ssss:s000	4
CoSHL	[Rw _m ⊗]		Yes	83 mm 8A rrrr:rqqq	4
Examples					
CoSHL	#3	; (ACC)	< (ACC	2) << 3	
CoSHL	R3	; (ACC)	< (ACC	C) << (R3) ₄₋₀	
CoSHL	[R10 - QR0]	; (ACC)	< (ACC	C) << ((R10)) ₄₋₀	
		; (R10)	< (R10)) - (QR0)	

CoSHR	Accumulator Lo	gical Shift Right
cobink	Accumulator 10	gical bhilt Right
Group	Shift Instruct	ions
Syntax	CoSHR	opl
Operation	(C) DO WHILE (count ((ACC _n) (ACC ₃₉)	< (ACC _{n+1}) [n=0-38]
Data Types	ACCUMULATOR	
Result	40-bit signed	value

Description

Shifts the ACC register right by as many times as specified by the operand op1. The most significant bits of the result are filled with zeros accordingly. Only shift values contained between 0 and 8 are allowed. "op1" can be either a 5-bit unsigned immediate data, or the least significant 5 bits (considered as unsigned data) of any register directly or indirectly addressed operand. The MS bit of the MCW register does not affect the result. This instruction is repeatable when "op 1" is not an immediate operand.

MAC Flags

Ν	Z	С	SV	E	SL
*	*	0	-	*	-

N Set if the most significant bit of the result is set. Cleared otherwise.

- Z Set if the result equals zero. Cleared otherwise.
- C Cleared always.
- SV Not affected.
- E Set if the MAE is used. Cleared otherwise.
- SL Not affected.

Mnemonic			Rep	Format	Bytes
CoSHR	Rw _n		Yes	A3 nn 9A rrrr:r000	4
CoSHR	#data ₅		No	A3 00 92 ssss:s000	4
CoSHR	[Rw _m ⊗]		Yes	83 mm 9A rrrr:rqqq	4
Examples					
CoSHR	#3	; (ACC) <	(ACC)	>> 3	
CoSHR	R3	; (ACC) <	(ACC)	>> (R3) ₄₋₀	
CoSHR	[R10 - QR0]	; (ACC) <	(ACC)	>> ((R10)) ₄₋₀	
		; (R10) <	(R10)	- (QR0)	

Costore	Store a MAC-Un	it Register
Group	Transfer Instr	uctions
Syntax	Costore	opl, op2
Operation	(op1)	< (op2)
Data Types	WORD	

Moves the contents of a MAC-Unit register specified by the source operand op2 to the location specified by the destination operand op1. This instruction is repeatable with destination indirect addressing mode (for example to clear a table in memory)

MAC Flags

	Ν	Z	С	SV	E	SL
	-	-	-	-	-	-
N	Not affe	cted				

- Z Not affected C Not affected
- SV Not affected
- E Not affected
- SL Not affected

Addressing Modes

Mnemonic		Rep	Format	Bytes
Costore	Rw _n , CoReg	No	C3 nn wwww:w000 00	4
CoSTORE	[Rw _n ⊗], CoReg	Yes	B3 nn wwww:w000 rrrr:rqqq	4

Note: Due to pipeline side effects, CoSTORE cannot be directly followed by a MOV instruction, the source operand of which is also a MAC-Unit register such as MSW, MAH, MAL, MAS, MRW or MCW. In this case, a NOP must be inserted between the CoSTORE and MOV instruction.

Examples

CoSTORE	[R11+QR1], MAS	; ((R11)) < limited((ACC))
		; (R11) < (R11) + (QR1)
Repeat 3	times CoSTORE	
CoSTORE	[R2-], MAL	; ((R2)) < (MAL)
		; (R2) < (R2) - 2

57

CoSUB(2)(R)	Subtract		
Group	Arithmetic Ins	tructions	
Syntax	CoSUB	opl, op2	
Operation	(tmp) (ACC)	< (op2)\(op1) < (ACC) - (tmp)	
Syntax	CoSUB2	opl, op2	
Operation	(tmp) (ACC)	< 2 * (op2)\(op1) < (ACC) - (tmp)	
Syntax	CoSUBR	opl, op2	
Operation		< (op2)\(op1) < (tmp) - (ACC)	
Syntax	CoSUB2R	opl, op2	
Operation	(tmp) (ACC)	< 2 * (op2)\(op1) < (tmp) - (ACC)	
Data Types	DOUBLE WORD		
Result	40-bit signed	value	

Description

Subtracts a 40-bit operand from the 40-bit Accumulator contents or vice-versa when the "R" option is used, and stores the result in the accumulator. The 40-bit operand results from the concatenation of the two source operands op1 (LSW) and op2 (MSW), which is then sign-extended. The "2" option indicates that the 40-bit operand is also multiplied by 2, prior to being subtracted/added from/to the ACC/negated ACC. When the most significant bit of the MCW register is set and when a 32-bit overflow or underflow occurs, the obtained result becomes 00 7FFF FFFF_h or FF 8000 0000_h, respectively. This instruction is repeatable with indirect addressing modes, and allows up to two parallel memory reads

MAC Flags

Ν	Z	С	SV	E	SL
*	*	*	*	*	*

N Set if the most significant bit of the result is set. Cleared otherwise.

- Z Set if the result equals zero. Cleared otherwise.
- C Set if a borrow is generated. Cleared otherwise.
- SV Set if an arithmetic overflow occurred. Not affected otherwise.
- E Set if the MAE is used. Cleared otherwise.
- SL Set if the contents of the ACC is automatically saturated. Not affected otherwise.

Note: The E-flag is set when the nine highest bits of the accumulator are not equal. The SV-flag is set, when a 40-bit arithmetic overflow/ underflow occurs.

Addressing Modes

Mnemonic		Rep	Format	Bytes
CoSUB	Rw _n , Rw _m	No	A3 nm 0A 00	4
CoSUBR	Rw _n , Rw _m	No	A3 nm 12 00	4
CoSUB2	Rw _n , Rw _m	No	A3 nm 4A 00	4
CoSUB2R	Rw _n , Rw _m	No	A3 nm 52 00	4
CoSUB	$[IDX_{i}\otimes], [Rw_{m}\otimes]$	Yes	93 Xm OA rrrr:rqqq	4
CoSUBR	$[IDX_{i}\otimes], [Rw_{m}\otimes]$	Yes	93 Xm 12 rrrr:rqqq	4
CoSUB2	$[IDX_{i}\otimes], [Rw_{m}\otimes]$	Yes	93 Xm 4A rrrr:rqqq	4
CoSUB2R	$[IDX_{i}\otimes], [Rw_{m}\otimes]$	Yes	93 Xm 52 rrrr:rqqq	4
CoSUB	Rw_n , $[Rw_m \otimes]$	Yes	83 nm 0A rrrr:rqqq	4
CoSUBR	Rw _n , [Rw _m ⊗]	Yes	83 nm 12 rrrr:rqqq	4
CoSUB2	Rw_n , $[Rw_m \otimes]$	Yes	83 nm 4A rrrr:rqqq	4
CoSUB2R	Rw_n , $[Rw_m \otimes]$	Yes	83 nm 52 rrrr:rqqq	4
Examples				
CoSUB	R0, R1	;	(ACC) < (ACC) - (R1)\(R0)	
CoSUB2	R2, [R6+]	;	(ACC) < (ACC) - 2*(((R6))	\ (R2))
		;	(R6) < (R6) + 2	
Repeat 3 tim	es CoSUB			
CoSUB	[IDX1+QX1], [R10+QR0)];	(ACC) < (ACC) - (((R10))\((IDX1)))
		;	(R10) < (R10) + (QR0)	
		;	(IDX1) < (IDX1) + (QX1)	
Repeat MRW t	imes CoSUB2R			
CoSUB2R	R4, [R8 - QR1]	;	(ACC) < 2*(((R8))\(R4)) -	(ACC)
		;	(R8) < (R8) - (QR1)	

Subtraction Examples

Instr.	MS	ор 1	op 2	ACC (before)	ACC (after)	Ν	z	С	sv	Е	SL
CoSUB	х	183A _h	72AC _h	00 7FFF FFFF _h	00 0D53 E7C5 _h	0	0	0	-	0	-
CoSUBR	х	183A _h	72AC _h	00 7FFF FFFF _h	FF F2AC 183B _h	1	0	1	-	0	-
CoSUB2	х	0C1D _h	3956 _h	00 E604 5564 _h	00 7358 3D2A _h	0	0	0	-	0	-
CoSUB2R	х	0C1D _h	3956 _h	00 E604 5564 _h	FF 8CA7 C2D6 _h	1	0	1	-	0	-
CoSUB	0	FFFF _h	FFFF _h	7F FFFF FFFF _h	80 0000 0000 _h	1	0	1	1	1	-
	1				00 7FFF FFFF _h	0	0	1	1	0	1
CoSUB2	0	0000 _h	3000 _h	7F FFFF FFFF _h	7F 9FFF FFFF _h	0	0	0	-	1	-
CoSUB2	0	0001 _h	0000 _h	80 0000 0000 _h	7F FFFF FFFE _h	0	0	0	1	1	-
	1				FF 8000 0000 _h	1	0	0	1	0	1

4 - REVISION HISTORY

Revision 5 - version 4 Updated Disclaimer

Revision 4 - version 1 of January 2000

Chapter 2.1.4 See 1: GPRAddress = (CP + 2 x ShortAddress) See 3: LongAddress = (GPRAddress) + Constant) See 4: PhysicalAddress = (DPPi) + LongAddress ^ 3FFFh See5: (GPRPAddress) = (GPRDAddress) + Δ Chapter 2.2.3 Additional State Times: "Jumps into the internal ROM Space :..." - Label - In + 1 - I_n + 2 JMPR cc_NC, label Chapter 2.4:

Table 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, All column 16 bit N-MUX, 16 bit MUX, 8 bit N-MUX, 8 bit MUX.

This document number 7096626A is the transfer onto ADCS of document 42-1735-05 on the Bristol document control system. This revision includes extensive modifications to format. The major modifications to content are summarized in this table:

r -> R	In MAC instructions, upper case R has replaced lower case r for Reverse operation.
#data ₄ -> #data ₅	In MAC instructions, immediate shift value uses 5 bits to be coded, not 4.
Table 30	
Instr. CoMACMus Instr. CoMACMus- Instr. CoMACMus rnd Instr. CoMACMR	function code is 98 function code is A8 function code is 99 function code is F9
Instr. CoMACM(R)su(-) Addressing Mode	
$\begin{array}{l} CoMACRsu\;[IDX_i\otimes],\;[Rw_{m}\otimes]\\ CoMACRsu\;[IDX_i\otimes],\;[Rw_{m}\otimes],\;rnd\\ CoMACRsu\;Rw_{n},\;[Rw_{m}\otimes],\;rnd \end{array}$	93 Xm 70 rrrr:rqqq 93 Xm 71 rrrr:rqqq 93 Xm 71 rrrr:rqqq
correction in Multiplication examples CoMI	JLu(-) and coMULus(-)
Instruction BMOV	flag Z corrected
Instruction BMOVN	flag Z corrected
Instruction JNBS	flag Z corrected
Instruction MUL	flag N corrected
Instruction MULU	flag N corrected
Instruction SUBCB	flag Z corrected

Revision 4 - revision 3

Instructions: CoMULsu(-), CoMULus(-), CoMAC(r)su(-), CoMAC(r)us(-), CoMACM(r)su(-), CoMAC(r)us(-), CoNOP, CoSHL, CoSHR, CoASHR, CoSTORE	Addressing modes corrected. Function code in Table 30 corrected.
Instructions JBC and JNBS:	Condition flags corrected.
Table 22: Instruction set ordered by Hex code :	Updated to include section C0-FF, MAC instructions and working register indexes.
Instruction CoMULus(-):	Example corrected.
Table 5: Branch target address summary :	Seg address range corrected.
Table 24: Condition codes :	Condition Code Mnemonic cc_N corrected.
Section 2.4.6: Repeated instruction syntax:	Sentence added.
Instruction CoSHL:	Description clarified: "Only shift values from 0 to 8 (inclusive)".
Instruction CoNOP:	$\begin{tabular}{l} $$ [IDX_i \otimes]$ addressing mode and example removed. Reference to this addressing mode removed from Table 29. \end{tabular}$
Instruction BCLR:	Condition flag Z corrected.
MAC instruction descriptions:	Ordered Alphabetically.
Section 2.1: Addressing modes:	Paragraph added.
Section 1.2.1: Definition of measurement units:	[Fcpu] changed to 0-50MHz.

Revision 3 - revision 2

CoSUB2r replaced CoSUBr2.

In MAC instructions, lower case r has replaced upper case R for optional repeat.

Revision 2 - revision 1

"Definition of measurement units" on page 12, ALE Cycle Time corrected. "Integer Addition with Carry" on page 59: instruction name changed from ADDBC to ADDCB.

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

