

IOS-7400 Industrial Computer with 1.6MHz Intel[®] Atom processor

USER'S MANUAL



ACROMAG INCORPORATED 30765 South Wixom Road P.O. BOX 437 Wixom, MI 48393-7037 U.S.A. Tel: (248) 295-0310 Fax: (248) 624-9234 Email: solutions@acromag.com Web: http://www.acromag.com

Copyright 2010-2011, Acromag, Inc., Printed in the USA. Data and specifications are subject to change without notice.

8500-879-D13C019

TABLE OF CONTENTS

The information in this manual may change without notice. Acromag makes no warranty of any kind with regard to this material, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. Further, Acromag assumes no responsibility for any errors that may appear in this manual and makes no commitment to update, or keep current, the information contained in this manual. No part of this manual may be copied or reproduced in any form without the prior written consent of Acromag, Inc.

IMPORTANT SAFETY CONSIDERATIONS

You must consider the possible negative effects of power, wiring, component, sensor, or software failure in the design of any type of control or monitoring system. This is very important where property loss or human life is involved. It is important that you perform satisfactory overall system design and it is agreed between you and Acromag, that this is your responsibility.

1.0 General Information

KEY FEATURES	4
BOARD CONTROL SOFTWARE	5
SIGNAL INTERFACE PRODUCTS	5

2.0 PREPARATION FOR USE

UNPACKING AND INSPECTION	6
BOARD CONFIGURATION	6
Default Hardware Configuration	6
IOS MODULE INSTALLATION	7
FRONT PANEL FIELD I/O CONNECTOR	8
10/100 Ethernet Connection	8
VGA Video Connection	9
Serial Connections	9
USB Ports	10
Audio Jacks	10
IOS Modules Field I/O	11
REAR PANEL FIELD CONNECTORS	11
CompactFlash [®]	11
Power & LEDs	12
OPTIONAL 2.5" DRIVE	12
2.5" IDE Drive Installation	12
NON-ISOLATION CONSIDERATIONS	13

3.0 BIOS

MAIN MENU	14
Passwords	15
STANDARD CMOS FEATURES	16
ADVANCED BIOS FEATURES	17
ADVANCED CHIPSET FEATURES	19
Integrated Peripherals	20
ONCHIP IDE DEVICE	21
ONBOARD DEVICE	22
SUPERIO DEVICE	23
USB DEVICE SETTINGS	24
POWER MANAGEMENT SETUP	25
PnP/PCI CONFIGURATIONS	25
PC HEALTH STATUS	26
FREQUENCY/VOLTAGE CONTROL	26
BIOS RECOVERY PROCEDURE	27

4.0 SYSTEM OVERVIEW

I/O Server Internal Ethernet Switch	28
I/O Server Power Supply Fuse	28
IDE (PATA) Hard Drive Connections	28
MLC vs. SLC Flash	29
CARRIER BOARD OVERVIEW	29
PCI Bus Interface	29
IOS Carrier Board Registers	29
IOS Logic Interface	30
IOS Carrier Board Clock Circuitry	30
PCI Interrupts	30
IOS Modules Power-On Reset	30
IOS Modules Power Supply Fuses	30

5.0 ACCESSING THE IOS CARRIER

PCI Configuration Address Space	31
PCI Configurations Transactions	31
PCI Configuration Registers	31
MEMORY MAP	32
Carrier Status/Control Register	34
IOS Interrupt Pending Register	36
Clock Control Register	36
IOS Module Interrupt Space	36
IOS Module ID Space	37
IOS Module I/O Space	37
IOS Module Memory Space	37
GENERATING INTERRUPTS	37

6.0 SERVICE AND REPAIR

SERVICE AND REPAIR ASSISTANCE	38
PRELIMINARY SERVICE PROCEDURE	38
WHERE TO GET HELP	38

7.0 SPECIFICATIONS

PHYSICAL	39
ELECTRICAL	39
ENVIRONMENTAL	42

APPENDIX

OS-7400 BLOCK DIAGRAM	44
OS-CARRIER FUSE LOCATION DRAWING	45
SYSTEM I/O PORTS MEMORY MAP	46
SYSTEM IRQ ASSIGMENTS	47
SYSTEM 1MB MEMORY MAP	48

Trademarks are the property of their respective owners.

1.0 GENERAL INFORMATION

The I/O Server Industrial computer provides users with a mobile rugged computing option with a wide variety of integrated I/O connections. The IOS-7400 has a built in 1.6MHz Intel[®] Atom processor with 1GB of DDR2 RAM and features two Ethernet ports, four USB ports, audio, video, and two COM ports. The I/O Server's built in carrier card allows for users to select up to four plug-in I/O modules that provide a wide range of industrial input/output including digital, analog inputs, analog outputs, counter-timer modules, and a module with a customer programmable FPGA. All these items are packaged in a small rugged fanless form factor with an extended operating temperature range. Refer to the table below for available I/O Server models.

Table 1.1: I/O Server BasicModels

MODEL	Front I/O Type Front I/O Connector	OPERATING TEMPERATURE RANGE
IOS-7200	AMD [®] Geode LX800 500MHz 512MB DDR	-30°C to +75°C
IOS-7400	Intel [®] Atom N270 1.6GHz 1GB DDR2	-30°C to +75°C

Both models are available with a -*WIN* suffix. These versions include an 8GB Industrial CompactFlash[®] with a Windows[®] Embedded Standard image and license.

The I/O Server and IOS modules are suitable for use in Class I, Division 2, Groups A, B, C, and D hazardous locations or non-hazardous locations only.

The following models are the available IOS modules, which are cULus listed and can only be used in the IOS-7200 & IOS-7400 I/O Server. All IOS models operate at the full operating temperate of the base I/O Server unit. Refer to the individual manuals for each of the IOS modules for further information.

Models: IOS-220-8, IOS-220-16, IOS-231-8, IOS-231-16, IOS-320, IOS-330, IOS-341, IOS-EP201, IOS-EP202, IOS-EP203, IOS-EP204, IOS-520, IOS-521, IOS-560, IOS-560-I, IOS-571, IOS-572, IOS-408, IOS-409, IOS-440-2, IOS-445, IOS-470, IOS-482, IOS-483, and IOS-484.

KEY FEATURES

- **Rugged Embedded PC** The IOS-7400 includes an embedded 1.6GHz Intel[®] Atom processor with 1GB of installed DDR2 RAM. This is a low power fanless design with high-reliability operation that is shock and vibration resistant.
- High-density, Interchangeable I/O Each I/O server supports up to four separate IOS module to enable mix and match flexibility for a wide variety of field I/O.
- Extended Temperature Range The IOS-7400 has a wide operating temperature range even with four IOS modules installed under a full system load.

- Standard Peripheral Connection The I/O Server provides two standard RS232 serial ports, two switched Ethernet ports, four USB, audio, and video ports for peripheral connections.
- Windows[®] Embedded Standard The IOS-7400-WIN model includes a Windows[®] Embedded Standard (based upon Windows[®] XP SP3) image installed on an 8GB Industrial CompactFlash[®].
- Windows Drivers The IOSSW-DEV-WIN software support package contains low-level driver and Windows 32 Dynamic Link Libraries that are compatible with many programming environments.
- Linux Drivers The IOSSW-API-LNX software support package contains the Linux OS *Getting Started Guide* and IOS modules Linux device drivers are available from Acromag.
- Wide Operating Voltage The I/O Server has a 9-32V DC input. External isolated AC/DC power supplies are available from Acromag.

The IOS-7400-WIN model includes an 8GB industrial CompactFlash[®] that contains a licensed Microsoft Windows[®] Embedded Standard image. The image includes many of the standard Windows components and is suitable for the majority of customer applications. This allows users to quickly develop their application in a familiar environment. Device drivers for Acromag IOS modules are sold separate as described in the following section.

Acromag provides a software product (sold separately) to facilitate the development of Windows[®] Embedded Standard applications interfacing with I/O Server Modules installed on Acromag Industrial I/O Server systems. This software (Model IOSSW-DEV-WIN) consists of low-level driver and Windows 32 Dynamic Link Libraries (DLLS) that are compatible with a number of programming environments including Visual C++, Visual Basic.NET, Borland C++ Builder and others. The DLL functions provide a high-level interface to the IOS carrier and modules eliminating the need to perform low-level reads/writes of registers, and the writing of interrupt handlers.

Acromag provides a software product (sold separately) consisting of IOS module Linux support software. This software (Model IOSSW-API-LNX) is composed of Linux libraries designed to support applications accessing I/O Server Modules installed on Acromag Industrial I/O Server systems. The software is implemented as a library of "C" functions which link with existing user code.

Acromag provides the following interface products for the I/O Server. Note that all connections to field signals are made through the IOS carrier board which passes them to the individual IOS modules.

Model 5028-438: SCSI-2 50 Pin Shielded Cable. A round 50-pin cable with SCSI-2 plug connectors at both ends for connecting I/O Server to Model 5028-378 termination panels.

BOARD CONTROL SOFTWARE

Windows[®] Embedded Standard

IOS MODULE Win32 DRIVER SOFTWARE

IOS MODULE LINUX SOFTWARE

SIGNAL INTERFACE PRODUCTS

CABLES

TERMINATION PANEL

Refer to Acromag's website www.acromag.com for more information on compatible products.

2.0 PREPARATION FOR USE

UNPACKING AND INSPECTION



ENVIRONMENTAL CONSIDERATIONS

BOARD CONFIGURATION

Default Hardware Configuration

Warnings

Model 5028-378: DIN-rail mountable panel provides 50 screw terminals for universal field I/O termination. Connects to Acromag IOS-7400 via SCSI-2 50 pin shielded cable (Model 5028-438)

Upon receipt of this product, inspect the shipping carton for evidence of mishandling during transit. If the shipping carton is badly damaged or water stained, request that the carrier's agent be present when the carton is opened. If the carrier's agent is absent when the carton is opened and the contents of the carton are damaged, keep the carton and packing material for the agent's inspection.

For repairs to a product damaged in shipment, refer to the Acromag Service Policy to obtain return instructions. It is suggested that salvageable shipping cartons and packing material be saved for future use in the event the product must be shipped.

This board is physically protected with packing material. However, it is recommended that the unit be visually inspected for evidence of mishandling prior to applying power.

Refer to the specifications for loading and power requirements. Be sure that the system power supplies are able to accommodate the power requirements of the system board, plus the installed IOS modules, within the voltage tolerances specified.

The I/O Server is designed to operate in areas with little or no air circulation. However to facilitate conduction cooling of the unit, it must be orientated such that heat fins are on top or the side of the device (in reference to the floor). Orientating the object with the heat fins facing downward may cause the internal temperature to rise above the maximum operating temperature.

Remove power from the system before installing any IOS modules, cables, and/or field wiring.


Upon receipt, customer can use the I/O Server once an appropriate operating system has been installed.

WARNING – EXPLOSION HAZARD – Do not disconnect equipment unless power has been removed or area the area is known to be nonhazardous.

WARNING – EXPLOSION HAZARD – Substitution of any components may impair suitability for Class I, Division 2.

WARNING – EXPLOSION HAZARD – The area must be known to be non-hazardous before servicing/replacing the unit and before installing.

To install the IOS modules, first remove all power from the device. **The IOS Carrier is not hot swappable.** Failure to power down the I/O Server prior to removing the IOS carrier will result in board damage. To remove the IOS Carrier turn the two Captive screws counterclockwise on the front panel until they are free of the enclosure. Then pull the IOS Carrier out from the enclosure. The IOS Carrier slides out on guide rails. Note that some force is required to remove the IOS Carrier, especially if IOS modules are already installed. Refer to the picture below.



IOS Module Installation

DANGER: The IOS Carrier is NOT hot swappable. Power must be removed from the device before removing the IOS Carrier.

Figure 2.1: IOS Carrier Removal.

To remove the Carrier turn the 2 captive screws to the left until they are detached from the faceplate. Then pull out the IOS carrier.

Once the IOS Carrier has been removed install the IOS modules onto the Carrier board. The modules are keyed to avoid incorrect installation. No further hardware is required to secure the IOS modules. The four slots are marked as A, B, C or D. Note the slot location of each module as this information is necessary to access the IOS module from software. Refer to Section 4.0 for further information on accessing the IOS modules.



Figure 2.2a: IOS Module Installation

To install the IOS Modules firmly press them into any of the four available slots. IOS Modules are keyed to avoid incorrect installation. Figure 2.2b: IOS Module Installation

To install the IOS Modules firmly press them into any of the four available slots. IOS Modules are keyed to avoid incorrect installation.

Note: Inserting the IOS Carrier

may require considerable


Front Panel Field I/O

Connector

10/100 Ethernet

Connection

force.



IOS MODULE TO CARRIER BOARD MECHANICAL ASSEMBLY

After IOS module installation, slide the IOS Carrier back into the enclosure via the guide rails until the front panel is flush against the faceplate. Note that considerable force is required to push the carrier and the mating connector together. Once the panel is flush, turn the two captive screws clockwise until tight.

The I/O Server front panel has many of the same connections as a standard personal computer. This includes Ethernet, audio, video, USB, and serial ports. Access to these ports is obtained though the Operating System. The front panel also provides user access to the IOS carrier board which contains the IOS modules as well as the corresponding I/O connections (ports). Information regarding these ports is contained in the following section.

There are two RJ45 10/100 Ethernet ports available on the front of the I/O Server. These two ports connect to an internal three port switch. The third port of the switch connects to the processor unit. The two external ports can be used independently of the processor. Refer to the specifications settings for further information on the Ethernet port settings. The two Ethernet ports are shown below.

Figure 2.3: Ethernet Ports



The pin outs for the Ethernet connector from left to right are numbered one through eight in order. The upper left yellow LED on each port indicates connection speed. A blinking yellow LED indicates a 10Mbps connection while a solid yellow LED indicates a 100Mbps connection. The upper right Green LED is solid when a link is established and blinks as data is transferred.

Ethernet RJ45 Connections			
Pin Description	Pin	Pin Description	Pin
Rx+	1	Rx-	2
TX+	3	NC ¹	4
NC ¹	5	Tx-	6
NC ²	7	NC ²	8

The I/O Server has one 15 pin DSUB connecter for a standard Video Graphics Array (VGA) video connection. The resolution of the display is dependent on the model and is provided in the specification section of this manual. This output is intended to be plugged directly into a compatible monitor. Monitors with only Digital Visual Interface (DVI) inputs will require an external VGA to DVI convertor. The pin connections and description for the video connection are shown in the figures and table below.

VGA Video Pin Connections **Pin Description** Pin **Pin Description** Pin Red Out Green Out 2 1 3 NC 4 Blue Out 6 Ground 5 Ground Ground 7 Ground 8 +5V¹ 9 10 Ground No Connect 11 DCC Data Out 12 14 Horizontal Svnc 13 Vertical Synch Clock Data Out 15

Table 2.2: Video PortConnections

Serial Connections

1. This signal has an internal fuse.

Figure 2.5: Serial Port and pin numbering.

Table 2.1: Ethernet PortConnections

 These pins are shorted internally.
 These pins are shorted internally.

VGA Video Connection

Figure 2.4: Video (VGA) Port with pin out.

Acromag, Inc. Tel:248-295-0310 Fax:248-624-9234 Email:solutions@acromag.com http://www.acromag.com

The I/O Server has two 9 pin DSUB connectors on the front panel for standard serial connections. Control of these ports is obtained through the operating system via standard Intel addressing. Refer to the Processor Memory Map & Interrupt Request Assignments located in the Appendix for the specific address and IRQ designations. Address locations and IRQ settings may be altered in the system BIOS. Refer to Section 3.0 for more information on BIOS settings. The pin connections and description for the serial connections are shown in the figures and table below.








Table 2.3: Serial PortConnections

Serial Port Pin Connections		
Pin Description	Pin	
DCD	1	
Receive Data	2	
Transmit Data	3	
DTR	4	
Ground	5	
DSR	6	
RTS	7	
CTS	8	
RI	9	

USB Ports

The I/O Server has four USB 2.0 compliant ports. The four ports labeled USB1, USB2, and USB3/4, are all high retention USB ports. These ports require an additional 50% of force to insert and remove the cable connections as compared to the standard USB ports. Each USB port can source up to 500mA of current. USB devices that exceed the maximum current are automatically disabled via the hardware. The pin connections and description for the USB connections are shown in the figures and table below.

Figure 2.6: USB Port and pin numbering.



USB Port Pin Connections

Pin

1

2

3

4

Pin Description

 $5V^1$

Data-

Data+

Ground

Table 2.4: USB PortConnections.

1. The 5V has an internal 500mA current limiter.

Audio Jacks

The I/O Server has two 3.5mm audio jacks. There is an 8Ω stereo audio line out that generally connects to headphones or externally powered speakers. This jack is indicated by the headphone symbol. There is also a high impedance mono microphone input jack. This connector is indicated by the microphone symbol.

Figure 2.7: Audio Out and Microphone jacks



The IOS Carrier board front panel provides four 50 pin SCSI 2 connectors to access the IOS modules' Field I/O. Each slot on the IOS Carrier has a corresponding field I/O connector as marked on the front panel A, B, C, and D. These signals are defined by the individual IOS module that is plugged into the corresponding slot. Pin 1 of the IOS module Field I/O corresponds directly to Pin 1 of the SCSI 2 connection pictured below.




Figure 2.8: SCSI– 50 pin connector pin out

The back side of the I/O Server provides access to the DC power terminal, CompactFlash[®], and status LED's.

Rear Panel Field Connections

Figure 2.9: Rear Panel with CompactFlash[®] slot, Status LED's and DC Power Terminal.

To insert a CompactFlash[®] device firmly push a compatible card with its face up into the slot. The CompactFlash[®] has a left side ejector. The ejector requires two depressions to eject a CompactFlash[®] card. Note that CompactFlash[®] is not hot swappable. Power must be removed from the system prior to inserting or removing a card.

The top LED when green indicates that power has been applied to the terminal and the internal DC/DC convertor is functioning. When the bottom LED is yellow this indicates hard drive activity on either the CompactFlash[®] or the optional 2.5" drive.

CompactFlash[®]

WARNING: CompactFlash[®] cards are not hot swappable. Power must be removed from the I/O Server prior to inserting or removing a CompactFlash[®] card.

Power & LEDs

The power input has am internal 10A fuse and internal polarity protection.

WARNING: Double check the power supply wiring connections prior to powering up the unit.

Optional 2.5" Drive

The 2.5" IDE drive must be set as a SLAVE.

2.5" IDE Drive Installation

Figure 2.10: Bottom Plate with Hard drive attached.

The 9-32V DC input power connector is a 5.08mm 3 pin terminal block. The terminal screws into the rear panel to a mating connector to provide a rugged connection. The three pins provided are DC-, Earth Ground, and DC+. Each pin is labeled on the back panel. Users should connect the positive polarity of the DC 9-32V input to the DC+ connection. The return (or negative) of the DC supply is connected to the port DC-. The Earth Ground pin is isolated from internal power connections and is connected to the enclosure. User should connect this terminal to an external Earth Ground connection or DC-. Note that the I/O Server may draw up to 7A of current which mandates use or 22 gauge (non-bundled) wire or larger.

The DC input has an internal 10A fuse and reverse polarity protection. However if these stopgap measures are required, the I/O Server may require factory repair. Acromag recommends an external fuse and/or current limiting power supply for additional protection.

The I/O Server includes an internal 2.5" IDE connection for an additional (or primary) hard drive. This drive MUST BE SET AS A SLAVE even if it is the only drive present. The CompactFlash[®] slot is hardwired as the IDE master. Refer to Section 4.0 the System Overview for more information. The 2.5" drive (not sold by Acromag) should have shock and vibration and temperature specifications equal to the I/O Server. If there are any discrepancies between these specifications, then the less stringent specification holds. As such Acromag recommends use of a Solid State Drive. Refer to Section 4.0 for a discussion on the various types of flash drives available. Instructions for installing the optional flash drive are below.

To install the optional flash drive, first remove power and all cables. Then remove the IOS Carrier as outlined in the *IOS Module Installation* Section. Once the IOS Carrier is removed, set it aside and turn the unit so that the bottom is facing up. Then remove the 6x 4-40 Flathead screws on the bottom using a Philips screwdriver.

Once the bottom face plate is removed, screw the hard drive using the four 3mm Philips flat head screws provided by Acromag to the inside of the bottom face plate. Note that the IDE connector must be facing the close edge of the panel. Refer to picture below.



Then replace the bottom panel with the hard drive attached by sliding it in to the IDE connector. Then replace the six Philips flat head screws on the bottom.



Figure 2.11: Replacing the bottom panel by sliding in the hard drive.

Once the bottom has been replaced and secured, install the IOS Carrier and reattach any cables and power to complete installation.

The I/O Server is non-isolated, since there is electrical continuity between the logic and field I/O grounds. As such, the field I/O connections are not isolated from the system. Care should be taken in designing installations without isolation to avoid noise pickup and ground loops caused by multiple ground connections. Note that some IOS modules such as the IOS-440 and IOS-445 do provide Field I/O isolation from the system. Refer to the individual IOS modules instruction manual for further information.

Non-Isolation Considerations

3.0 BIOS

BIOS SETTINGS SHOULD ONLY BE MODIFIED BY ADVANCED USERS.

Main Menu

This Section provides the information regarding the AwardBIOS 6.0 and the available user options on the IOS-7400 models. The IOS-7400 ships with optimum BIOS settings and they should only be modified by an advanced technical user.

To access the system BIOS settings, press the [DEL] button immediately after power-on or reset. The sections below describe the various settings in the BIOS. The system BIOS contains some features that are not available in the I/O Server. Options that are Unused are indicated via a red.

This is the main menu that will appear on the screen when entering the system BIOS. Use the arrow keys to navigate the screen and press [ENTER] to select the sub-menu or next action. Use the [ESC] key to return to the previous menu. Help information is available for each item in the right pane of the window. Remember to save any changes via the [F10] key or the option in the main menu.

Phoenix - AwardBIOS CMOS Setup Utility		
► Standard CMOS Features	▶ PC Health Status	
► Advanced BIOS Features	► Frequency/Voltage Control	
▶ Advanced Chipset Features	Load Optimized Defaults	
▶ Integrated Peripherals	Set Password	
▶ Ромет Manageмent Setup	Save & Exit Setup	
▶ PnP/PCI Configurations	Exit Without Saving	
Esc : Quit F9 : Menu in BIOS ↑↓→← : Select Item F10 : Save & Exit Setup		
Тіме, Date, Hard Disk Туре		

Standard CMOS Features
 This menu includes date, time, and hard drive identifications.

 Advanced BIOS Features

This menu includes Boot priority and options.

- Advanced Chipset Features This menu includes all chipset configuration options. *Do not modify these settings.*
- Integrated Peripherals
 This menu includes IDE and USB settings.
- Power Management Setup This menu includes all power management settings.
- **PnP/PCI Configurations** This menu includes PCI device configuration settings. *Do not modify these settings.*
- **PC Health Status** This page includes the system voltage and temperature monitoring information.
- Frequency/Voltage Control This menu contains CPU host clock control.

Load Optimized Defaults

This selection loads default BIOS values. Note that this option should only be selected if the IOS-7400 no longer functions due to user changes to the BIOS.

• Set Password

This menu allows you to establish, change or disable passwords.

Creating a Password

- 1. Choose the **Set Password** option from the Main Menu and press [ENTER].
- 2. When you see **Enter Password**, enter the desired password and press [ENTER].
- 3. At the **Confirm Password** prompt, retype the desired password, then press [ENTER].

Changing a Password

- 1. Choose the **Set Password** option from the main menu and press [ENTER].
- 2. When you see **Enter Password**, enter the existing password and press [ENTER].
- 3. You will see the **Confirm Password** prompt, type it in again, and press [ENTER].
- 4. Select **Set Password** again, and at the **Enter Password** prompt, enter the new password and press [ENTER].
- 5. At the **Confirm Password** prompt, retype the new password, and press [ENTER].

Disabling a Password

- 1. Choose the **Set Password** option from the main menu and press [ENTER].
- 2. When you see the **Enter Password** prompt, enter the existing password and press [ENTER].
- 3. You will see **Confirm Password**, type it in again, and press [ENTER].
- 4. Select **Set Password** again, and at the **Enter Password** prompt, DO NOT enter anything just press [ENTER].
- 5. At the **Confirm Password** prompt, again, DO NOT type in anything just press [ENTER].
- Save & Exit Setup

This selection will save BIOS settings and exit the setup screen.

• Exit Without Saving

This selection ignores all user changes and exits the setup screen.

Passwords

WARING: Once a BIOS password is set the I/O Server will only boot when the password is entered. If the password is lost of forgotten, there is no recovery and the system will be unusable.

Standard CMOS Features

This is the Standard CMOS features sub-menu. Users can modify the system date and time here.

Date (mm:dd:yy) Time (hh:mm:ss)	Thu, <mark>Jan</mark> 8 2009 9 : 44 : 49	Item Help
	J + 11 + 1J	Menu Level 🕨
IDE Channel 0 Master		
IDE Channel 0 Slave		Change the day, month,
 IDE Channel 1 Master IDE Channel 1 Slave 		year and century
Drive A	[1.44M, 3.5 in.]	
Video	[EGA/UGA]	
Halt On	[All Errors]	
Base Memory	640K	
Extended Memory	15360K	
Total Memory	16384K	

• Date

The date format is <weekday>, <month>, <day>, <year>. Enter the month using numbers 1-12 (January through December), the day 1-31, and the year 1999-2098. The BIOS will automatically select the correct weekday.

Time

The system time format is <hours>:<minutes>:<seconds>, based on the 24-hour time. Enter the hours (0-23), minutes (0-59), and seconds (0-59).

• IDE Channel 0/1 Master/Slave

These are the IDE drives present in your system. If a CompactFlash[®] card is installed in your system it will display as IDE channel 0 Master. If the 2.5" optional hard drive is installed it will be the IDE Channel 0 Slave. IDE Channel 1 is not used in the IOS-7400. Press "Enter" for automatic device detection.

Drive A [None]

There is no floppy drive in the IOS-7400. This will always display none.

• Video [EGA/VGA]

Select video type. Note that the IOS-7400 only supports VGA monitors.

Halt on

This item determines whether the I/O server boot sequence will stop if an error is detected during power up.

- No Errors: The system boot process will not stop for any error
- All Errors: Whenever the BIOS detects a non-fatal error the
- system boot process will be stopped.
 All, But Keyboard: The system boot process will stop for all but keyboard errors. (Default value)
- All, But Diskette: The I/O Server does not have a floppy drive so this selection will act the same as all errors.
- All, But Disk/Key: The I/O Server does not have a floppy drive so this selection will act the same as All, But Keyboard.
- Base/Extended/Total Memory

Displays system memory information.

Use the Halt on Menu to disable keyboard or video errors on power-up.

The advanced BIOS Features sub-menu allows changes to the Boot priority between the CompactFlash[®], optional 2.5" drive, and any attached bootable USB devices.

Advanced BIOS Features

Blank Boot	[Disabled]	Item Help
POST Beep	[Enabled]	
CPU Feature	[Press Enter]	Menu Level 🕨
Hard Disk Boot Priority	[Press Enter]	
USB Boot Priority	[Press Enter]	
Virus Warning	[Press Enter] [Disabled]	
CPU L3 Cache	[Enabled]	
Hyper-Threading Technolog	ry[Enabled]	
Quick Power On Self Test	[Enabled]	
First Boot Device		
Second Boot Device	[CDROM]	
Third Boot Device	[LS120]	
Boot Other Device	[Enabled]	
Swap Floppy Drive		
Boot Up Floppy Seek	[Disabled]	
Boot Up NumLock Status	[On]	
Gate A20 Option	[Fast]	
Typematic Rate Setting	[Disabled]	
× Typematic Rate (Chars/Sec		

• Blank Boot [Disabled]

This item allows the user to enable/disable BIOS reporting at powerup.

POST Beep [Disabled]

This Post beep feature is not available on the I/O Server and will never sound regardless of this setting.

• CPU Feature

This menu includes advanced CPU options. *Do not modify these settings.*

Hard Disk Boot Priority

This item allows the user to select the boot sequence between the CompactFlash[®] and the optional 2.5" drive. Note that if both drives are bootable, you must set the priority here.

- USB Boot Priority
 This item allows the user to select the boot sequence for any attached
 bootable USB devices.
- Virus Warning[Disabled] This item is not installed and should be disabled.
- CPU L3 Cache/ Hyper-Threading Technology [Enabled] Do not modify this setting.
- Quick Power On Self Test [Enabled] This field speeds up the Power-On Self Test (POST) routine by skipping redundant testing.

If more then one bootable Hard Disk or USB drive is connected to the system, use these options to set boot priority between the devices.

The CompactFlash[®] is considered a Hard Disk and is by default the first boot device. To change the boot device select the desired device as the first boot device. • First/Second/Third Boot Device

Hard Disk: Sets boot priority to hard disks. CDROM: This option is not installed on the I/O Server. USB devices: Sets boot priority for USB devices that emulate hard drives such as Flash drives or external hard drives. USB-FDD: Sets boot priority for USB Floppy drives. USB-ZIP: Sets boot priority for USB Zip drives. USB-CDROM: Sets boot priority for USB-DVD/CDROM. LAN Sets boot priority to the local area network. (Network Boot)

- Boot Up NumLock Status [On] This item allows the user to activate the Number Lock key during the boot process.
- Gate A20 Option [Fast]

Do not modify this setting.

Typematic Rate Setting [Disabled]

This is a keyboard control item. When enabled it automatically repeats keystrokes when a key is held down based upon the following settings.

- Typematic Rate (Chars/Sec) This controls the speed at which the system registers auto repeated keystrokes. The eight settings are: 6, 8, 10, 12, 15, 20, 24 and 30.
- Typematic Delay (msec)
 This item sets the key press delay time before auto repeat begins. The four delay rate options are: 250, 500, 750 and 1000 milliseconds.

Security Option [Setup] If a password is enabled, then the *setup* selection will require password to change BIOS settings. The *system* selection requires the correct password prior to booting.

- APIC Mode/ MPS Version Control for OS These items are not used on the IOS-7400 and the settings have no effect on system operation.
- OS Select For DRAM > 64 MB [Non-OS2] Only change this setting to OS2 if the system is running the OS/2 operating system. Note that this operating system is not supported by Acromag.
- Full Screen LOGO Show [Enabled]

This item, if enabled, displays the full screen logo at power-up.

• Summary Screen Show [Enabled] This item, if enabled, displays the BIOS test summary screen at powerup. This sub-menu contains advanced system options. Only video settings may be changed here. DO NOT MODIFY ANY OTHER SETTINGS.

DRAM Timing Selectable	[By SPD]	Item Help
CAS Latency Time DRAM RAS# to CAS# Delay DRAM RAS# to CAS# Delay DRAM RAS# Precharge Precharge dealy (tRAS) System Memory Frequency SLP_S4# Assertion Width System BIOS Cacheable Video BIOS Cacheable Video BIOS Cacheable Memory Hole At 15M-16M • PCI Express Root Port Fun ** UGA Setting ** On-Chip Frame Buffer Size DUMT Mode DUMT/FIXED Memory Size Boot Display Panel Type	[Auto] [Auto] [Auto] [4 to 5 Sec.] [Enabled] [Disabled] [Disabled] [Press Enter] : [8MB] [DUMT] [128MB]	Menu Level ►

WARNING: Changes to the Advanced Chipset Features sub menu will make the system unstable or inoperable.

Features

Only the VGA Settings can be modified by the user. DO NOT MODIFY ANY OF THE PRECEDING SETTINGS.

• On-Chip Frame Buffer Size [8MB]

This item allows the user to adjust the size of the on-chip graphics of memory buffer. Selections are 1MB or 8MB.

DVMT Mode [DVMT]

This item allows the user to enable Intel's Dynamic Video Memory Technology (DVMT) support on the graphics chipset. Selections are DVMT, FIXED, and Both. DVMT allows for the operating system to dynamically allocated memory to either the video or system as necessary.

• DVMT/FIXED Memory Size [128MB]

This item allows the user to adjust the DVMT/FIXED graphics memory size.

• Boot Display [CRT]

This item selects the display type and should always be set to CRT.

- Panel Type [800 x 600, 18bits] This item is not supported on the I/O Server.
- LCD BackLight [High Active] This item is not supported on the I/O Server.

Integrated Peripherals

This menu controls advanced settings for the CompactFlash[®]/Optional 2.5" Drive, USB ports, serial ports, and LAN.

	Phoenix - AwardBIOS CMOS Setup Utility Integrated Peripherals							
► OnChip► Onboard	IDE Device	[Press Ente: [Press Ente:			Item H	elp		
Super IO		IPress Ente IPress Ente IPress Ente	e]	Menu Le	vel	×		
t↓→←:Move	Enter:Select F5:Previous Va			ESC:Exit		meral	Help	

- OnChip IDE Device
 This item enables users to set IDE Device options for PIO and DMA access modes.

 Onboard Device
- Onboard Device This item enables users to enable/disable the LAN.
 Super IO Device This item enables users to set the COM port options.
 - USB Device Setting

This item enables users to set the USB options.

The OnChip IDE Device allows changes to the CompactFlash[®] and optional 2.5" drive settings. Note that the CompactFlash[®] is the IDE Primary Master and the 2.5" drive is the IDE Primary Slave. No IDE Secondary or SATA ports are available on the IOS-7400.

OnChip IDE Device

IDE HDD Block Mode		Item Help
IDE DMA transfer access On-Chip Primary PCI IDE IDE Primary Master PIO IDE Primary Slave PIO IDE Primary Master UDMA IDE Primary Slave UDMA On-Chip Secondary PCI IDE IDE Secondary Master PIO IDE Secondary Slave PIO IDE Secondary Master UDMA	[Enabled] [Auto] [Auto] [Auto] [Auto] [Enabled] [Auto] [Auto] [Auto]	Menu Level If your IDE hard drive supports block mode select Enabled for automatic detection of the optimal number of block read/writes per sector the drive can
IDE Secondary Slave UDMA		support
On-Chip Serial ATA		
SATA PORT Speed Settings		
PATA IDE Mode SATA Port	[Secondary]	
	PO,PZ is Primary	

- **IDE HDD Block Mode [Enabled]** This item allows the user to enable block mode for both the CompactFlash[®] and/or the 2.5" Drive.
- IDE DMA transfer access [Enabled] This item allows the user to enable DMA access on the CompactFlash[®] and/or the 2.5" Drive.
- **On-Chip Primary PCI IDE [Enabled]** This item must be enabled.
- IDE HDD Primary Master/Slave PIO/UDMA [Auto] This item allows the user to set PIO/UDMA mode for CompactFlash[®] and the 2.5" Drive. Please note that not all CompactFlash[®] or Hard Drives will support these options.
- On-Chip Secondary PCI IDE/ IDE Secondary Master/Slave
 PIO/UDMA
 - These items are not used on the IOS-7400.
- **On-Chip Serial ATA /Speed Settings/ IDE MODE** These options are not used on the IOS-7400.

Onboard Device

//

The Onboard Device menu only allows for control of the onboard LAN controller. Note that disabling this device only disables the connection between the processor and the internal Ethernet switch located in the IOS-7400. The two external Ethernet ports will still operate as a switch with external connections. Refer to Section 4.0 System Overview for more information on Ethernet operation.

61	Phoenix - AwardBIOS CMOS Setup Utility Onboard Device						
Onboard	LAN controller	[Enabled]			Item H	elp	
				Menu Le	vel	>	
t↓→+∶Move	Enter:Select +/ F5:Previous Valu			ESC:Exit mized Defa		neral Help	

SuperIO Device

The SuperIO Device page allows changes to the COM ports.

Phoenix -	AwardBIOS CM SuperIO Devi	 ility			
Onboard Serial Port 1	[3F8/IRQ4]		Item	Help	
Onboard Serial Port 2 UART Mode Select RxD , TxD Active IR Transmission Delay UR2 Duplex Mode Use IR Pins Onboard Parallel Port Parallel Port Mode EPP Mode Select ECP Mode Use DMA PWRON After PWR-Fail	[2F8/IRQ3] [Normal] [Hi,Lo] [Enabled] [Half] [IR-Rx2Tx2] [378/IRQ7] [SPP] [EPP1.7] [3] [Off]	Menu Le	ue I	•	
†↓→+:Move Enter:Select +/- F5:Previous Value		ESC:Exit ized Defa		enera l	Help

Onboard Serial Port 1/2

This item allows the user to adjust COM port 1 & 2 address and IRQ. Note that these changes only affect the two external COM ports located on the IOS-7400. IOS modules that support serial connections will not be changed.

- **UART Mode Select [Normal]** This item allows the user to adjust serial port UART mode. Currently the IOS-7400 only supports Normal mode.
- RxD/TxD /IR/ UR2 / Parallel/ EPP/ ECP These settings are not supported by the IOS-7400.
- **PWRON After PWR-Fail [Off]** This option is not supported by the IOS-7400.

USB Device Settings

This menu allows control of USB devices. This includes speed, keyboard, mouse, and storage functionality.

USB 1.0 Controller	[Enabled]	Item Help
	[Enabled]	
USB Operation Mode	[High Speed]	Menu Level 🕨
USB Keyboard Function	[Enabled]	
	[Enabled]	[Enable] or [Disable]
USB Storage Function	LEnabled	Universal Host
		Controller Interface
*** USB Mass Storage De		for Universal Serial
UFDDA	USB Floppy	Bus.
UFDDB	USB Floppy	
No Device	[Auto mode]	

- USB 1.0 Controller [Enabled] This item allows the user to enable/disable USB 1.0 Controller.
- USB 2.0 Controller [Enabled] This item allows the user to enable/disable USB 2.0 Controller.
- USB Operation Mode [High Speed] This item allows the user to adjust USB devices to operate at either High (USB 2.0) or Full/Low (USB 1.1/1.0) speed.
- USB Keyboard Function [Enabled] This item allows the user to enable/disable support for USB keyboards.
- USB Mouse Function [Enabled]
 - This item allows the user to enable/disable support for USB mouse.
- USB Storage Function [Enabled] This item allows the user to enable/disable support of USB Mass Storage devices. This includes external hard drives or flash drives.
- USB Mass Storage Device Boot Setting This item lists USB Mass Storage devices connected and allows the user to set the type of device that is attached. This is required only if the manufacturer of the device fails to include the information within the USB device itself.

The Power Management Screen controls advanced power saving techniques. Please note that the majority of these items are not supported by the IOS-7400. Acromag recommends that the power savings options provided in the desired operating system (Windows/Linux) be used in place of BIOS settings. The picture below is shown for reference only.

Power Management Setup

ACPI Function	[Enabled]	A	Ite	n Help
ACPI Suspend Type	ES3(STR)]			× .
Run UGABIOS if S3 Resume		m	lenu Level	P
Power Management Video Off Method	[Min Saving] [DPMS]			
Video Off In Suspend	[Yes]			
Suspend Type	[Stop Grant]			
MODEM Use IRQ	[3]			
	Disabled			
	Disabled			
Soft-Off by PWR-BTTN	[Instant-Off]			
Wake-Up by PCI card	[Enabled]			
Power On by Ring	[Enabled]			
USB KB Wake-Up From S3	[Disabled]			
Resume by Alarm	[Disabled]			
× Date(of Month) Alarm				
× Time(hh:mm:ss) Alarm				
🔷 👐 Reload Global Timer Ev	ents **	•		

The PnP/PCI Configuration page controls the DMA and IRQ settings for the system. These items should not be modified. The screen shot is shown for reference purposes only.

PnP/PCI Configurations

Reset Configuration Data [Disabled] Resources Controlled By [Auto(ESCD)] IRQ Resources Press Enter PCI/VGA Palette Snoop [Disabled] INT Pin 1 Assignment [Auto] INT Pin 2 Assignment [Auto] INT Pin 3 Assignment [Auto] INT Pin 4 Assignment [Auto] INT Pin 6 Assignment [Auto]	Init Display First	IPCI Slot1	Item Help
PCI/VGA Palette Snoop [Disabled] INT Pin 1 Assignment [Auto] INT Pin 2 Assignment [Auto] INT Pin 3 Assignment [Auto] INT Pin 4 Assignment [Auto] INT Pin 5 Assignment [Auto]	Resources Controlled By	[Auto(ESCD)]	Menu Level ►
INT Pin 7 Assignment [Auto] INT Pin 8 Assignment [Auto]	INT Pin 1 Assignment INT Pin 2 Assignment INT Pin 3 Assignment INT Pin 4 Assignment INT Pin 5 Assignment INT Pin 6 Assignment INT Pin 7 Assignment	[Auto] [Auto] [Auto] [Auto] [Auto] [Auto] [Auto]	
	** PCI Express relative i Maximum Payload Size	[4096]	

PC Health Status

The PC Health Status screen allows users to enable/disable automatic temperature shutdown. It also displays temperature and voltage information from the processor.

Phoenix - AwardBIOS CMOS Setup Utility PC Health Status							
Shutdown Temperature [Disabled] CPU Temperature	Item Help						
Local Temperature CPU Voltage 1.8V DDR2 Voltage VBAT Input Voltage	Menu Level ►						
↑↓→+:Move Enter:Select +/-/PU/PD:Value F5:Previous Values	F10:Save ESC:Exit F1:General Help F7: Optimized Defaults						

Frequency/Voltage Control

The Frequency/Voltage Control screen allows changes to the CPU clock and PCI clock settings. These items are set to the optimized defaults and changes are not recommended. This menu is shown for reference only.

Phoenix - AwardBIOS CMOS Setup Utility Frequency/Voltage Control						
CPU Clock Ratio Auto Detect PCI Clk	[6X]	[<mark>6 X] Item H</mark> [Enabled]	em Help			
Spread Spectrum CPU Host/SRC/PCI Clock	(Disabled) (Default)		Menu Leve:	∟ ▶		
†↓→←:Move Enter:Select +/ F5:Previous Valu			ESC:Exit F: ized Default	l:General Help ts		

If any errors are made when entering settings in the system BIOS, the system may become unstable or inoperable. Should this occur follow the following procedure to restore the default BIOS settings. Note that this procedure only requires that a keyboard is attached to the IOS-7400. No monitor, bootable drive, or mouse is required.

Bios Recovery Procedure

- 1. Reset the system by cycling the DC power input.
- 2. Immediately after turning on power, hit the DEL key for about 15 seconds to enter Setup.
- 3. Press the Right Arrow key.
- 4. Press the Down Arrow key.
- 5. Press the Down Arrow key.
- 6. Press ENTER.
- 7. Press the Y key.
- 8. Press ENTER.
- 9. Press F10.
- 10. Press the Y key.
- 11. Press ENTER.

BIOS Recovery Procedure

2

4.0 SYSTEM OVERVIEW	This Section provides information regarding system design and operating information for the I/O Server. Reference the block diagram below as you read this material.
WARNING: Per specifications, only the USB ports are switchable while power is applied to the system.	The I/O Server has an embedded Intel N270 1.6GHz CPU. Intel chipsets 946GSE and ICH7M are used for I/O and memory interfaces. The board supports up to 1GB of 533/667MHz DDR2 in a SODIMM socket. The I/O Server has an integrated graphics engine Intel GMA950 with support for Microsoft DirectX 9.1 Additional interfaces include VGA, AC97 audio, 10/100 LAN, PCI Bus, Primary IDE Bus, four USB Ports, two Serial ports. Support circuitry is provided for all of these interfaces. None of the I/O Connectors on the I/O Server are isolated (i.e. connector and power logic commons have a direct electrical connection).
I/O Server Internal Ethernet Switch	The I/O Server has an internal 10/100 "unmanaged" Ethernet Switch. This switch is designed to work automatically right out of the box with no special programming or setup. The standard settings for the switch are described in the table below. This is a three port switch. One port is connected to the processor unit. The operating system of the I/O Server will always detect a minimal connection to an Ethernet port. The remaining two ports are connected to the external RJ45 jacks on the Front Panel of the I/O Server. Due to this internal switch, the bandwidth from the I/O Server processing unit to the Field is the same as a single Ethernet port.
	BASIC (DEFAULT) DEVICE OPERATION
	Automatic MDI/MDI-X.
	Automatic Polarity.
	Automatic Half/Full Duplex.
	Automatic 10M/100M. Automatic Address Learning.
	Automatic Address Learning. Automatic Address Migration.
	Automatic Address Aging using 5 minute period (300±75s).
	Flow Controls Enabled.
	Half-Duplex Back Pressure Applies.
	Standard Half-Duplex Back-Off Applies.
	Switch will check that frame length conforms to maximum size limit.
	Yellow LED indicate Speed 100M ON/10M OFF
	Green LED indicate Link ON/Activity Blinking
I/O Server Power Supply Fuse	The 9V to 32V DC supply lines to the I/O server is fused with a current limit of 10 Amps. The fuse is a standard 3AG size. A blown fuse can be identified by non-functional power status LED. The fuse on the motherboard is not easily accessible. An external fuse or current limiting power supplied is recommended. Acromag's PS5R-S line of isolated AC/DC power supplies work well for this application. Contact Acromag for further information.
IDE (PATA) – Hard Drive Connections	The Primary IDE (or PATA) hard drive interface along with power is physically routed on the PCB boards to both the CompactFlash [®] and optional 2.5" drive. This approach removes any internal cables and the inherent disadvantages associated with them such as lower shock and vibration tolerance. The CompactFlash [®] slot is hard-wired as the Primary IDE Master. Therefore to prevent contention the optional 2.5" drive must always be set as a Slave (via jumpers) prior to installation. To prevent

degradation of the I/O Server environmental specifications, Acromag recommends use of a Solid State (Flash) 2.5" Hard drive. These drives are available from manufacturers such as Transcend or SanDisk and have no mechanical parts. Consequently they have superior shock and vibration and temperature specifications when compared to conventional hard drives.

There are two types of flash available on the market: multi-level cell (MLC) and single level cell (SLC). MLC Flash is available in higher densities and at a lower cost. However, it comes at a cost of read/write access speed, and low endurance. Endurance for a Flash drive is defined as the number of write cycles to a bit before the bit may loose its charge causing a bit error. SLC flash, while in lower densities at a higher cost, is faster. Additionally it has a far greater endurance (x10) and operates over the extended temperature range. New technology and assorted benchmark tests from vendors have blurred the lines of read and write speed advantages. However, with the greater endurance and larger temperature range, SLC flash is geared towards the embedded market. Acromag supplies an 8GB SLC CompactFlash[®] card with the IOS-7400-WIN model.

The carrier board is a PCI bus slave/target board providing support for up to four IOS modules. The carrier board's PCI bus interface allows the IOS-7400 to control and communicate with IOS modules that are present on the IOS Carrier. IOS module field I/O connections link through to the field I/O SCSI2 50 pin connectors. Instructions for removing the IOS Carrier board and installing IOS modules are provided in Section 2.0 of this manual.

The PCI bus interface is implemented in the logic of the carrier board's PCI bus target interface chip. The PCI bus interface chip implements PCI specification version 2.2 as an interrupting slave including 8-bit and 16-bit data transfers to the IOS modules. 32-bit IOS data transfers will be treated as two 16-bit data transfers.

The carrier board registers are implemented in the logic of the carrier board's FPGA. An outline of the functions provided by the carrier board registers includes:

- Identifying if memory space is enabled in the Carrier Identification Bits.
- Selecting either an 8MHz or 32MHz clock for each IOS module in the Clock Control Register.
- Monitoring the error signal received from each IOS module is possible via the IOS Error Bit.
- Enabling of PCI bus interrupt requests from each IOS module is possible via the IOS Module Interrupt Enable Bit.
- Enabling of interrupt generation upon an IOS module access time out is implemented via the **Time Out Interrupt Enable Bit**.
- Monitoring an IOS module access time out is possible via the IOS Module Access Time Out Status Bit.
- Identify pending interrupts via the carrier's IOS Module Interrupt Pending Bit.
- Lastly, pending interrupts can be individually monitored via the IOS Module Interrupt Pending Register.

MLC vs. SLC Flash

The 8GB CompactFlash[™] shipped with the IOS-7400-WIN uses SLC Flash.

CARRIER BOARD OVERVIEW

PCI Bus Interface

Note that the IOS carrier board is not hot-swappable

IOS Carrier Board Registers

3

IOS Logic Interface	The IOS logic interface is also implemented in the carrier board's FPGA. The PCI bus address and data lines are linked to the address and data of the IOS logic interface.
	 The PCI bus to IOS logic interface link allows a PCI bus master to: Access up to 64 ID Space bytes for IOS module identification via 8-bit or 16-bit data transfers using the PCI bus. Access up to 128 I/O Space bytes of IOS data via 8-bit or 16-bit data transfers. Access up to 8M Bytes of Memory Space data via 8-bit or 16-bit data transfers. Access IOS module interrupt space via 8-bit or 16-bit PCI bus data transfers. Respond up to two interrupt requests per IOS module.
IOS Carrier Board Clock Circuitry	Each IOS module can be individually controlled with either an 8MHz or 32MHz clock. Refer to the IOS modules User's Manual to determine clock speed support.
PCI Interrupts	Interrupts may be initiated from an IOS module. However, the carrier board will only pass an interrupt generated by an IOS module to the PCI bus if the carrier board has been first enabled for interrupts. Each IOS module can initiate two interrupts which can be individually monitored on the carrier board. After interrupts are enabled on the carrier board via the Interrupt Enable Bits, an IOS module generated interrupt is recognized by the carrier board and is recorded in the carrier board's Interrupt Pending Register.
	A carrier board pending interrupt will cause the board to pass the interrupt to the PCI bus provided the Interrupt Enable bit of the carrier's Status Register has been enabled. The PCI interrupt request line assigned by the system will then be asserted. The I/O Server will respond to the asserted interrupt line by executing the interrupt service routine corresponding to the interrupt line asserted.
IOS Modules Power-On Reset	The carrier board will provide an asynchronous reset signal to all IOS modules for at least 200ms following power-up.
IOS Modules Power Supply Fuses	The +5V supply line to each of the IOS modules are individually fused with a current limit of, at minimum, 2 amps imposed by the fuses. In addition, the +12V, and -12V supply lines to each of the IOS modules are individually fused with a current limit of, at minimum, 1 amp imposed by the fuses. A blown fuse can be identified by visible inspection or by use of an ohm meter. The fuses can be located via the IOS Fuse Location Drawing found in the Appendix of this manual. Note that fuse type and current limit may vary. Contact Acromag for further details.

The IOS Carrier and subsequently the IOS modules must be accessed thought the PCI bus. The PCI bus is defined to address three distinct address spaces: I/O, memory, and configuration space. **The IOS modules can be accessed via the PCI bus memory space only.**

The IOS carrier is a Plug-and-Play PCI board. As a Plug-and-Play card the IOS Carrier board's base address and system interrupt request line are assigned by system software upon power-up via the configuration registers. A PCI bus configuration access is used to access a PCI card's configuration registers.

When the computer is first powered-up, the computer's system configuration software scans the PCI bus to determine what PCI devices are present. The software also determines the configuration requirements of the PCI card.

The system software accesses the configuration registers to determine how many blocks of memory space the carrier board requires. It then programs the carrier board's configuration registers with the unique memory address range assigned.

The configuration registers are also used to indicate that the IOS carrier board requires an interrupt request line. The system software then programs the configuration registers with the interrupt request line assigned to the IOS carrier.

The PCI bus is designed to recognize certain I/O accesses initiated by the host processor as a configuration access. Configuration uses two 32bit I/O ports located at addresses 0CF8 and 0CFC hex. These two ports are:

- 32-bit configuration address port, occupying I/O addresses 0CF8 through 0CFB hex.
- 32-bit configuration data port, occupying I/O addresses 0CFC through 0CFF hex.

Configuration space, shown in Table 5.1, is accessed by writing a 32-bit long-word into the configuration address port that specifies the PCI bus, the carrier board on the bus, and the configuration register on the carrier board being accessed. A read or write to the configuration data port will then cause the configuration address value to be translated to the requested configuration cycle on the PCI bus. Accesses to the configuration data port determine the size of the access to the configuration register addressed and can be either an 8, 16, or 32-bit operation.

Any access to the Configuration address port that is not a 32-bit access is treated like a normal computer I/O access. Thus, computer I/O devices using 8 or 16-bit registers are not affected because they will be accessed as expected.

The PCI specification requires software driven initialization and configuration via the Configuration Address space. This PCI carrier board provides 256 bytes of configuration registers for this purpose. The PCI carrier board contains the configuration registers, shown in Table 5.2, to facilitate Plug-and-Play compatibility.

5.0 ACCESSING THE IOS CARRIER

Industrial PC

PCI Configuration Address Space

PCI Configuration Transactions

PCI Configuration Registers

The Configuration Registers are accessed via the Configuration Address and Data Ports. The most important Configuration Registers are the Base Address Registers and the Interrupt Line Register, which must be read to determine the base address, assigned to the carrier board and the interrupt request line that goes active on a carrier interrupt request.

BIT	FUNCTION
31	Enables accesses to Configuration Data to be translated to configuration cycles on the PCI bus.
30-24	Reserved, Return 0 when read.
23-16	Bus Number Choose a specific PCI bus in the system. Zero if only one item on the PCI bus.
15-11	Device Number Choose a specific device/PCI board on the bus.
10-8	Function Number Choose a specific function in a device. Function number is zero for the IOS carrier.
7-2	Register Number Used to indicate which PCI Configuration Register to access. The Configuration Registers and their corresponding register numbers are given in Table 3.2.
1-0	Read Only bits that return 0.

Table 5.2: Configuration Registers

-

Table 5.1: Configuration

Address Port

Reg.	D31	D23	D16	D15	D8	D7	D0
Num.	D24						
0	Device	e ID=10)24		Vendor I	D= 10B	5
1	co C	Status			Com	mand	
2		Cla	ass Code			Re	v ID
3	BIST	Н	eader	Late	ency	Ca	che
4	Base Addr. Memory Mapped Configuration Registers						ers
5	Base Address for I/O Mapped Configuration Registers						ers
6	PCIBar2: Base Address for Carrier/IO/ID/INT Space						ce
7	PCIBar3: Base Address for Memory Space						
8:10	Not Used						
11	Subsystem ID Subsystem Vendor ID					· ID	
12	Not Used						
13	Reserved						
14		Reserved					
15	Max_Lat	Mi	in_Gnt	Inte	r. Pin	Inter	. Line

MEMORY MAP

This carrier board consumes a 1K byte block and a 64M byte block of memory. The 1K byte block of memory consumed by the board is composed of blocks of memory for the ID, I/O and INT spaces corresponding to four IOS modules. In addition, a small portion of the 1K byte address space contains registers specific to the function of the IOS carrier board. The 64M byte block of memory is composed of the Memory Space for up to four IOS modules.

The carrier board is configured to map this 1K byte and 64M byte block of memory into 32-bit memory space. The system configuration software will allocate space by writing the assigned addresses into the corresponding Base Address registers of the Configuration Registers. The memory map for IOS Carrier board is shown in Tables 5.3.

PCIBar2	High Byte	Low Byte D07 D00	PCIBar2
+ (Hax)	D15 D08	+ (Hex)	
(Hex) 0001		(Hex) 0000	
	Carrier Board Status		
0003	IOS Interrupt Pe	ending Register	0002
0005	IOS A Interrupt		0004
0007	IOS A Interrupt	1 Select Space	0006
0009	IOS B Interrupt		0008
000B	IOS B Interrupt		000A
000D	IOS C Interrupt		000C
000F	IOS C Interrupt	1 Select Space	000E
0011	IOS D Interrupt		0010
0013	IOS D Interrupt	1 Select Space	0012
0015	Not U		0014
0017	Not U	lsed ¹	0016
0019	Clock Contr	ol Register	0018
001B			001A
\downarrow	Not Used ¹	Not Used ¹	\downarrow
003F	Not Used		003E
0041	IOS A	IOS A	0040
\downarrow	ID Space	ID Space	\downarrow
007F	ID Space	ID Space	007E
0081	IOS B	IOS B	0080
\downarrow	ID Space	ID Space	\downarrow
00BF			00BE
00C1	IOS C	IOS C	00C0
\downarrow	ID Space	ID Space	\downarrow
00FF	pass		00FE
0101	IOS D	IOS D	0100
↓	ID Space	ID Space	↓
013F		•	013E
0141	Not Used ¹	Not Used ¹	0140 ↓
017F	Not Used	Not Used	↓ 017E
0171			0170
0101	IOS A	IOS A	↓
01FF	I/O Space	I/O Space	↓ 01FE
0201			0200
↓	IOS B	IOS B	\downarrow
027F	I/O Space	I/O Space	027E
0281	100.0	100.0	0280
↓		IOS C	\downarrow
02FF	I/O Space	I/O Space	02FE
0301			0300
\downarrow	IOS D	IOS D I/O Space	\downarrow
037F	I/O Space		037E
0381			0380
\downarrow	Not Used ¹	Not Used ¹	\downarrow
03FF			03FE

Industrial PC 33

Table 5.3: IOS Carrier BoardMemory Map

1. The board will return "0" for all addresses that are not used.

Table 5.3:	IOS Carrier Board
Memory Ma	ap Continued

PCIBar3	High B	yte	Low	Byte	PCIBar3
+	D15	D08	D07	D00	+
(Hex)					(Hex)
0000001		IOS	S A		0000000
\downarrow		Memory	Space		\downarrow
07FFFFF					07FFFFE
0800001		IOS	В		0800000
\downarrow		\downarrow			
0FFFFFF		OFFFFFE			
1000001		1000000			
↓		\downarrow			
17FFFFF		17FFFFE			
1800001		1800000			
↓		\downarrow			
1FFFFFF		1FFFFFE			
2000001		2000000			
↓ ↓		Not L	Jsed		↓
3FFFFFF					3FFFFFE

1. The board will return "0" for all addresses that are not used.

The IOS carrier board's base addresses are determined through the PCI Configuration Registers. The addresses given in the memory map are relative to the base addresses (PCIBar2, PCIBar3) of the IOS Carrier as shown in Table 5.2. The addresses within each IOS module are specific to that IOS module. Refer to the IOS module's User Manual for information relating to the IOS specific addressing.

The Carrier registers, IOS Identification (ID) spaces, IOS Input/Output (IO), IOS Interrupt spaces, and Memory (MEM) spaces are accessible via the PCI bus space as given in Tables 5.3. A 32-bit PCI bus access will result in two 16-bit accesses to the IOS module. A 16-bit or 8-bit PCI bus access results in a single 16-bit or 8-bit access to the IOS module respectively.

The Carrier Board Status Register reflects and controls functions globally on the carrier board. This includes monitoring the IOS Error signal, enabling, disabling, or monitoring IOS and timeout interrupts, performing a software reset for the carrier board and IOS modules, and identifying if memory space is enabled.

Carrier Status/Control Register - (Read/Write, PCIBar2 + 00H)

BIT	FUNCTION
15-12	Carrier Identification: These bits are used for carrier identification. Writing to these bits will result in the data being stored. Reading these bits will result in the inverse of the stored value. Reset Condition: "1011".
11-09	Not Used (bits read as logic "0")
08 Write Only	Software Reset Writing a "1" to this bit causes a software reset. Writing a "0" or reading this bit has no effect. When set, the software reset pulse will have a duration of 1µs (microsecond).
07-06	Not Used (bits read as logic "0")
05 Read And Write	IOS Module Access Time Out Interrupt Pending This bit will be "1" when there is an IOS Module Access Time Out interrupt pending. This bit will be "0" when there is no interrupt pending. Reset condition: Set to "0". Writing a "1" to this bit will release the pending interrupt.
04 Read Only	IOS Module Access Time Out Status Status bit to indicate that the last IOS module access has timed out. This bit only reflects the last IOS module access. "0" if last IOS module access did not time out.
	"1" if last IOS module access did time out.
03 Read And Write	Time Out Interrupt Enable When set to "1", this bit will enable the carrier board to generate an interrupt upon time out of an IOS module access. The default setting or reset condition is "0" (interrupt generation upon time out disabled). The interrupt service routine, in responding to the Time Out Access interrupt, will need to set this bit to 0 to clear the pending interrupt request.
02 Read And Write	IOS Module Interrupt Enable When set to "1", this bit will enable the generation of IOS module interrupts. The default setting or reset condition is "0" (IOS module interrupt generation disabled). Interrupts must also be supported and configured on the IOS module.
01 Read Only	IOS Module Interrupt Pending This bit will be "1" when there is an interrupt pending. This bit will be "0" when there is no interrupt pending. Polling this bit will reflect the IOS Module's pending interrupt status, even if the IOS Module Interrupt Enable bit is set to "0". Reset condition: Set to "0".
00 Read Only	IOS Module Error This bit will be "1" when there is an active IOS Module Error signal. This bit will be "0" when all IOS module Error signals are inactive. This bit allows the user to monitor the Error signals of IOS modules A through D. Refer to your IOS module specific documentation to see if the error signal is supported and what it indicates. Reset condition: Set to "0".

IOS Interrupt Pending Register - (Read, PCIBar2 + 02H)

The IOS Interrupt Pending Register is used to individually identify pending IOS module interrupts or a pending carrier board generated interrupt as a result of IOS module time out access. If multiple IOS module interrupts are pending, software must determine the order in which they are serviced.

MSB D7	D6	D5	D4	D3	D2	D1	LSB D0
IOS D	IOS D	IOS C	IOS C	IOS B	IOS B	IOS A	IOS A
Int1	Int0	Int1	Int0	Int1	Int0	Int1	Int0
Pend	Pend	Pend	Pend	Pend	Pend	Pend	Pend

MSB D15	D14	D13	D12	D11	D10	D9	LSB D8
	Used ead as c "0")	Inte	e Out errupt end	Not U	Not Used (bits read as logic		ogic "0")

All Bits IOS Interrupt Pending (Read) A bit will be a "1" when the corresponding interrupt is pending. A bit will be a "0" when its corresponding interrupt is <u>not</u> pending. Polling this bit will reflect the IOS module's pending interrupt status, even if the IOS modules interrupt enable bit is set to "0". Reset Condition: Set to "0". An IOS module pending interrupt bit will be cleared if its corresponding interrupt request signal is inactive.

Clock Control Register -(Read/Write, PCIBar2 + 018H)

The Clock Control Register is used to select the operational frequency of individual IOS modules. A "0" (default) indicates that the IOS module is supplied with an 8MHz clock. A "1" indicates that the IOS module is supplied a 32MHz clock. A reset will set all bits of this register to "0".

MSB D15	D4	D3	D2	D1	LSB D0
Not L	lsed	IOS D CLK	IOS C CLK	IOS B CLK	IOS A CLK

IOS Module Interrupt Space - (Read Only)

The Interrupt space for each IOS module is fixed at two 16-bit words. Interrupt 0 select space is read, typically by an interrupt service routine, to respond to an interrupt request via the IOS Module's INTREQ0* signal. Likewise interrupt 1 select space is read to respond to an interrupt request via the IOS Module's INTREQ1* signal. An access to an interrupt select space results in the IOS module serving up an interrupt vector. In addition, access to the interrupt space will cause some IOS modules to release their interrupt request. See each IOS module's User Manual for details. Each IOS module contains identification (ID) information that resides in the ID space. This area of memory contains at most 64 bytes of information. Both fixed and variable information may be present within the ID ROM. Variable information may include unique information required for the IOS module. The identification Section for each IOS module is located in the carrier board memory map per Table 5.3. Refer to the documentation of the specific IOS module for information about ID Space contents.

The I/O space on each IOS module is fixed at 128, 16-bit words (256 bytes). The four IOS module I/O spaces are accessible at fixed offsets from PCIBar2. IOS modules may not fully decode their I/O space and may use byte or word only accesses. See each IOS module's User Manual for details.

Each IOS module may contain up to 8M bytes of Memory Space arranged into 16-bit words. The four IOS module Memory spaces are accessible at fixed offset from PCIBar3. IOS modules may not fully decode their Memory space and may use only byte or word accesses. See each IOS module's User Manual for details.

Interrupt requests originate from the carrier board in the case of an access time out and from the IOS modules. Each IOS may support 0, 1, or 2 interrupt requests. Upon an IOS module interrupt request, the carrier board passes the interrupt request on to the processor unit, provided that the carrier board is enabled for interrupts within the Carrier Board Status Register.

- 1. Clear the interrupt enable bits in the Carrier Board Status Register by writing a "0" to bit 2/bit 3.
- 2. Write an Interrupt Service Routine appropriate for your application and perform any other IOS specific configuration required.
- 3. Determine the IRQ line assigned to the carrier during system configuration (within the configuration register).
- 4. The IOS module asserts an interrupt request to the carrier board (asserts interrupt request line IntReq0* or IntReq1*).
- 5. The carrier board drives PCI bus interrupt request signal INTA# active.
- 6. The interrupt service routine starts. Refer to the software documentation for connecting the ISR to the IOS module Interrupts.
- Interrupt service routine determines which IOS module caused the interrupt by reading the carrier board interrupt pending register. If multiple interrupts are pending, the interrupt service routine software determines which IOS module to service first.
- 8. Perform desired IOS module operations in the ISR and re-enable interrupts.

IOS Module ID Space- (Read Only)

IOS Module I/O Space - (Read/Write)

IOS Module Memory Space - (Read/Write)

GENERATING INTERRUPTS

Sequence of Events for an Interrupt

6.0 SERVICE AND REPAIR

Surface-Mounted Technology (SMT) boards are generally difficult to repair. It is highly recommended that a non-functioning board be returned to Acromag for repair. The board can be easily damaged unless special SMT repair and service tools are used. Further, Acromag has automated test equipment that thoroughly checks the performance of each board. When a board is first produced and when any repair is made, it is tested, placed in a burn-in room at elevated temperature, and retested before shipment.

SERVICE AND REPAIR ASSISTANCE

Please refer to Acromag's Service Policy Bulletin or contact Acromag for complete details on how to obtain parts and repair.

PRELIMINARY SERVICE PROCEDURE

CAUTION: POWER MUST BE TURNED OFF BEFORE REMOVING OR INSERTING BOARDS

WHERE TO GET HELP

www.acromag.com

Before beginning repair, be sure that all of the procedures in Section 2, *Preparation For Use*, have been followed. Also, refer to the documentation of your carrier/CPU board to verify that it is correctly configured. Replacement of the board with one that is known to work correctly is a good technique to isolate a faulty board.

If you continue to have problems, your next step should be to visit the Acromag worldwide web site at <u>http://www.acromag.com</u>. Our web site contains the most up-to-date product and software information.

Choose the "Support" hyperlink in our website's top navigation row or look for product specific information by searching for the specific model under question using the search box:

An email question can be submitted through the "Contact Us" hyperlink at the top of any web page.

Acromag's application engineers can also be contacted directly for technical assistance via telephone or FAX through the numbers listed at the bottom of this page. When needed, complete repair services are also available.

SPECIFICATIONS Single IOS-7400 Depth 76.2 mm (3.0 in) PHYSICAL Width 182.9 mm (7.3 in) 299.7 mm (11.8 in) Length IOS-7400: 6.00lbs (2.72Kg) No IOS modules included. Unit Weight (Including all mounting hardware) Shipping Weight: TBD **ELECTRICAL** CPU: Embedded Intel[®] ATOM N270 1.6 GHz processor Processor Front Side Bus: 533 MHz FSB System Chipset: Intel 945GSE/ ICH7M BIOS: AWARD Technology: DDR2 400/533 MHz Memory Capacity: 1 GB Form Factor: 1 x 200-pin SODIMM socket Chipset: Intel 845GSE Display Power: +5V (pin 9) 500mA Max (internally fused) **Resolution:** Supports up to 2048 x 1536 Connector: VGA 9 Pin Housing: Polyester Glass Filled Metal Shell: Steel Plating: Gold Flash Chipset: Intel 82562GZ Ethernet Internal Unmanaged switch: Micrel KS8995 Connector: Five shielded RJ-45 sockets, 8-pin, 10BaseT/100BaseTX. Wiring: Ports are wired MDI-X and include automatic MDI-X/MDI crossover. Data Rate: Auto-negotiated, 10Mbps or 100Mbps. Compliance: IEEE 802.3, 802.3u, 802.3x. Duplex: Auto-negotiated, Full or Half Duplex. Port Status Indicators: Two LED's per port – Yellow and green. Yellow indicates speed, and green indicates link status and activity. Maximum Message Length/Frame Size: 1536 bytes. Illegal Frame Detection: Frames less than 64 bytes and more than maximum are discarded. Flow Control: IEEE 802.3x flow control on both transmit an receive is enabled Half-Duplex Back Pressure (Non IEEE 802.3 standard): Uses carrier sense deference during heavy traffic to unburden resources. Half-Duplex Backoff: Binary exponential per IEEE 802.3. Address Learning: Automatic, storage of up to 1K (1024) MAC addresses. Address Aging: Automatic, enabled for 5 minutes. Address Migration: Automatic. Frame Retry w/Collision: Will drop frame after 16 collisions. Late Collision Detection: Transmit packet is dropped if collision occurs after 512 bit times of transmission. Late collisions are usually indicative of

illegal cable length.

Industrial PC 39

7.0

40 I/O SERVER User's Manual

USB	 Connector: Four shielded USB Type A sockets, 4-pin Housing: High Temperature Thermoplastic Metal Shell: Copper Alloy Plating: Gold Flash Compliance: USB 2.0. Current Limit: 500mA Maximum each port Over Current Disable: Port automatically disabled if current draw is greater than 600mA. Insertion Cycles: 1500 minimum Retention: Ports 1 & 2 15N minimum (Class 1, DIV II)
Audio	Chipset: Realtek ALC203 AC97 Codec Power Output: 250mW at 8Ω load typical. Total Harmonic Distortion+Noise: THD+N at 1kHz at 200mW continuous average output power into 8Ω : 0.5% (max) Connector: 3.5mm Stereo Jack Housing: PBT Metal Shell: Brass Plating: Tin Contact Resistance: 50m Ω Maximum Insertion Cycles: 5000 minimum Microphone: Mono Input Audio Out: Stereo Output (2 channels)
Serial	Connector: Two shielded male DB9 Com Ports. Housing: Polyester Glass Filled Metal Shell: SPCC Plating: Gold Flash Compliance: Compatible with EIA/TIA-232F communications standard. Maximum Cable Length: 15M (50 feet) typical, limited to a cable capacitive load of 2500pF. DRIVERS: Output Voltage Swing±5.4V Typical, ±5V Minimum (Loaded with $3K\Omega$ to ground). Output Short Circuit Current±60mA Max. Output Resistance
	Input Voltage Range
IOS Carrier	IOS Carrier Module: Holds Four Acromag IOS modules. Insertion Cycles : Recommend users do not exceed 30 insertion cycles. Connectors: Four 50-pin female SCSI-2 on front panel.

CompactFlash[®]

Power

Form Factor: Type I/II CompactFlash[®] 50 pin Card. Socket has left side ejector.

IOS-7400-WIN: This models ships with an 8GB Industrial SLC CompactFlash[®].

Temp: -40°C to 85°C MTBF: > 4,000,000 hours

Power Requirements: 9-32V DC, 30W Typical, 60W Maximum. Keep DC power cables less than 10m in length. Divide power by your voltage to calculate max current. Then select a supply that can deliver an inrush current of at least twice this amount.

The PS5R-S line Universal AC/DC power supplies sold by Acromag meet the I/O Server power requirements. Specifically the 24V models PS5R-SD24 (60W) or preferably PS5R-SE24 (90W). The PS5R-SD24 (60W) provides up to 2.5A of current at 24V. The PS5R-SE24 (90W) provides up to 3.75A of current at 24V. Like many modern power supplies, the PS5R-S series have overcurrent features to assist with the large inrush current at power-up and a good dynamic load response to adapt to processes such as heavy processor, USB, or video use that require significant increases in power consumption. *Failure to provide at minimum 60W power supplies and/or inrush capabilities at least twice the input current* (I_{inrush} =2* V_{in} /60) can result in device reset or failure. Note that if the external supply falls below 8.2V, then the I/O Server immediately shutdowns to prevent damage to internal components.

Power Requirements				
IOS-7400	TYP ¹	MAX ²		
Processor + 1G DDR	11.5W	25W		
Other Controls I/O	2.12W	6W		
CompactFlash [®] Slot	0.63W	1.5W		
Optional Hard Drive		1.5W		
IOS Modules		20W ³		

Table 7.1: Power Requirements.

1. Typical Operating conditions at 25°C running test program that exercises all I/O ports.

2. This is the maximum amount of power allotted to each device via the internal supplies.

3. This includes +5V, -12V, and +12V power from all 4 IOS modules. Certain combinations of IOS modules will exceed the allotted power and may cause overheating. Refer to the individual IOS modules User's manuals for power usage specifications.

Form Factor: 2.5" Hard Drive Bus: Parallel EIDE. *Not compatible with SATA.* Current: 300mA Maximum Compliance: ATA-6. **Optional 2.5" Drive**

BIOS Battery Back-up	BIOS Battery: Lithium Coin Cell #BR2032, 3 Volts/190mA, 20mm Diameter x 3.2mm height.
	CAUTION, Battery may explode if mistreated. Do not recharge, disassemble or dispose of in fire.
	CAUTION: Risk of Explosion if battery is replaced by an incorrect type. Dispose of used batteries according to local disposal jurisdiction."
ENVIRONMENTAL	Maximum Surrounding Air Temperature: -30°C to +75°C, T-Code: T3C
	Relative Humidity: 5-95% Non-Condensing. Storage Temperature: -40°C to 85°C. Non-Isolated: Power and field commons have a direct electrical connection.
	 Shock & Vibration Immunity: Surface mounted unit with all cables attached except USB Ports 3 and 4 Sinusoidal Vibration: IEC 60068-2-6: 10-500 Hz, 5G, 2 Hours/axis Random Vibration: IEC 60068-2-64: 10-500 Hz, 5G-rms, 2 Hours/axis Operating Shock: IEC 60068-2-27: 30g, 11 ms half sine, 18 shocks at 6 orientations 50g, 3ms half sine, 18 shocks at 6 orientations
WARNING: - Explosion Hazard – Do not disconnect equipment unless power has	Agency Approvals: FCC Class A, CE (EMC Directive 2004/108/EC).
been removed or the area is known to be non-hazardous.	Electromagnetic Interference Immunity (EMI): Inputs/outputs have demonstrated resistance to inadvertent state changes with interference from switching solenoids, commutator motors, and drill motors.
WARNING: - The area must be known to be non- hazardous before servicing /replacing the unit and before installing.	 Electromagnetic Compatibility (EMC) - Minimum Immunity per European Norm EN61000-6-2:2001 Electrostatic Discharge (ESD) Immunity: 4KV direct contact and 8KV air-discharge to the enclosure port per IEC61000-4-2. Radiated Field Immunity (RFI): 10V/M, 80 to 1000MHz AM and 900MHz keyed carrier, per IEC61000-4-3. Electrical Fast Transient Immunity (EFT): 2KV to power, and 1KV to signal I/O per IEC61000-4-4. Conducted RF Immunity (CRFI): 10Vrms, 150KHz to 80MHz, per IEC61000-4-6.

Surge Immunity: 0.5KV to power per IEC61000-4-5. By the standard, this test is not applicable to DC power input ports intended to be permanently connected to cables less than 10m in length. Further, this test is not applicable to I/O ports that interface via cables whose total length is less than 30m.


Emissions per European Norm EN61000-6-4:2001 Radiated Frequency Emissions: 30 to 1000MHz per CISPR11 Class A

WARNING: This is a Class A product. In a domestic environment, this product may cause radio interference in which the user may be required to take adequate measures.

Mean Time Between Failures: Contact the Factory.


Reliability Prediction

APPENDIX IOS-7400 Block Diagram



APPENDIX

IOS Carrier Fuse Location Diagram



OS D

F10 F1 F12

APPENDIX System I/O Ports

46

Note that not all listed resources are available for use on the IOS-7400.

ADDR. RANGE(HEX)	DEVICE	
0000 - 0CF7	PCI bus	
0000 - 000F	Direct memory access controller	
0010 - 001F	Motherboard resources	
0020 - 0021	Programmable interrupt controller	
0022 - 003F	Motherboard resources	
0040 - 0043	System timer	
0044 - 005F	Motherboard resources	
0060 - 0060	Standard 101/102-Key or Microsoft Natural PS/2 Keyboard	
0061 - 0061	System speaker	
0062 - 0063	Motherboard resources	
0064 - 0064	Standard 101/102-Key or Microsoft Natural PS/2 Keyboard	
0065 - 006F	Motherboard resources	
0070 - 0073	System CMOS/real time clock	
0074 - 007F	Motherboard resources	
0080 - 0090	Direct memory access controller	
0091 - 0093	Motherboard resources	
0094 - 009F	Direct memory access controller	
00A0 - 00A1	Programmable interrupt controller	
00A2 - 00BF	Motherboard resources	
00C0 - 00DF	Direct memory access controller	
00E0 - 00EF	Motherboard resources	
00F0 - 00FF	Numeric data processor	
01F0 - 01F7	Primary IDE Channel	
0274 - 0277	ISAPNP Read Data Port	
0279 - 0279	ISAPNP Read Data Port	
02F8 - 02FF	Communications Port (COM2)	
0378 - 037F	Printer Port (LPT1)	
03B0 - 03BB	Intel Corporation US15 Embedded Graphics	
03C0 - 03DF	Intel Corporation US15 Embedded Graphics	
03F6 - 03F6	Primary IDE Channel	
03F8 - 03FF	Communications Port (COM1)	
04D0 - 04D1	Motherboard resources	
0500 - 051F	Intel® SCH Family SMBus Controller	
0778 - 077B	Printer Port (LPT1)	
0880 - 088F	Motherboard resources	
0A78 - 0A7B	Motherboard resources	
0B78 - 0B7B	Motherboard resources	
OBBC - OBBF	Motherboard resources	
0D00 - FFFF	PCI bus	
0E78 - 0E7B	Motherboard resources	
0F78 - 0F7B	Motherboard resources	
OFBC - OFBF	Motherboard resources	

D000 - DFFF	Intel® SCH Family PCI Express Root Port 3 - 8112	
DF00 - FF3F	Intel® PRO/100 VE Network Connection	
E000 - EFFF	Intel® SCH Family PCI Express Root Port 1 - 8110	
FB00 - FB0F	Standard Dual Channel IDE Controller	
	Intel® SCH Family USB Universal Host Controller –	
FC00 - FC1F	8116	
	Intel® SCH Family USB Universal Host Controller –	
FD00 - FD1F	8115	
	Intel® SCH Family USB Universal Host Controller –	
FE00 - FE1F	8114	
FF00 - FF07	Intel® Corporation US15 Embedded Graphics	

APPENDIX System I/O Ports

Note that not all listed resources are available for use on the IOS-7400.

System IRQ Assignments

Note that not all listed resources are available for use on the IOS-7400.

Interrupt#	Interrupt source	
NMI	Parity error detected	
IRQ 0	System timer / High precision event timer	
IRQ 1	Standard 101/102-Key or Microsoft Natural PS/2	
	Keyboard	
IRQ 2	Available	
IRQ 3	Communications Port (COM2)	
IRQ 4	Communications Port (COM1)	
IRQ 5	Available	
IRQ 6	Available	
IRQ 7	Available	
IRQ 8	System CMOS/real time clock	
IRQ 9	Microsoft ACPI-Compliant System	
IRQ 10	Available	
IRQ 11	Available	
IRQ 12	PS/2 Compatible Mouse	
IRQ 13	Numeric data processor	
IRQ 14	Primary IDE Channel	
IRQ 15	Available	
IRQ 16	Intel® SCH Family PCI Express Root Port 1 - 8110	
	Intel® SCH Family USB Universal Host Controller - 8114	
	Microsoft UAA Bus Driver for High Definition Audio	
	SDA Standard Compliant SD Host Controller	
IRQ 17	Intel® PRO/100 VE Network Connection	
	Intel® SCH Family PCI Express Root Port 3 - 8112	
	Intel® SCH Family USB Universal Host Controller - 8115	
	SDA Standard Compliant SD Host Controller	
IRQ 18	Intel® SCH Family USB Universal Host Controller - 8116	
	SDA Standard Compliant SD Host Controller	
IRQ 19	Intel® SCH Family USB2 Enhanced Host Controller - 8117	
	USB and Ethernet IRQ is automatically set by the system	

APPENDIX 1st MB Memory Map

Note that not all listed resources are available for use on the IOS-7400.

Addr. range (Hex) Device	Device
00000000 - 0009FFFF	System board
000A0000 - 000BFFFF	PCI bus
000A0000 - 000BFFFF	Intel Corporation US15 Embedded Graphics
000C0000 - 000DFFFF	PCI bus
000E0000 - 000EFFFF	PCI bus
000F0000 - 000FFFFF	System board
00100000 - 7F6DFFFF	System board
7F6E0000 - 7F7FFFF	System board
7F800000 - FEBFFFFF	PCI bus
D8000000 - DFFFFFF	Intel Corporation US15 Embedded Graphics
E0000000 - EFFFFFF	Motherboard resources
FDA00000 - FDCFFFFF	Intel(R) SCH Family PCI Express Root Port 3 - 8112
FDCC0000 - FDCDFFFF	Intel(R) PRO/100 VE Network Connection
FDCFF000 - FDCFFFFF	Intel(R) PRO/100 VE Network Connection
FDD00000 - FDEFFFF	Intel(R) SCH Family PCI Express Root Port 1 - 8110
FDF00000 - FDF7FFFF	Intel Corporation US15 Embedded Graphics
FDFC0000 - FDFDFFFF	Intel Corporation US15 Embedded Graphics
FDFF8000 - FDFFBFFF	Microsoft UAA Bus Driver for High Definition Audio
FDFFC000 - FDFFC0FF	SDA Standard Compliant SD Host Controller
FDFFD000 - FDFFD0FF	SDA Standard Compliant SD Host Controller
FDFFE000 - FDFFE0FF	SDA Standard Compliant SD Host Controller
FDFFF000 - FDFFF3FF	Intel(R) SCH Family USB2 Enhanced Host Controller - 8117
FEC00000 - FEC00FFF	System board
FED00000 - FED000FF	System board
FED00000 - FED003FF	High precision event timer
FED13000FED1DFFF	System board
FED20000 - FED8FFFF	System board
FEE00000 - FEE00FFF	System board
FFB00000 - FFB7FFFF	System board
FFB80000 - FFBFFFFF	Intel(R) 82802 Firmware Hub Device
FFF00000 - FFFFFFF	System board