TRANSPARENCIES

Instructor: Jose Gonzalez-Cueto

Department of Electrical & Computer Engineering

Dalhousie University, Halifax

Fall 2013

Dalhousie University

Jose A. Gonzalez-Cueto

1

Course website:

http://myweb.dal.ca/~gonzalej/Teaching/Eced3204/ECED3204.html

(or) **Dept webpage** \rightarrow **Faculty** \rightarrow **Jose** \rightarrow **Teaching** \rightarrow **Microprocessors**

Hardware:

1. Motorola M68HC11EVB board (The evaluation board or EVB)

- Based on the M68HC11 MCU (MicroController Unit)

Software:

1. Mini IDE (Integrated Development Environment, Runs on PC)

– M68HC11 Cross Assembler

- Building executable files

- Downloading of 6811 executables to the EVB

 $- PC \leftrightarrow EVB$ serial communication

Software (Cont'd):

2. Stan Simmons' QEVB11 Simulator (Runs on PC)

- Simulates the EVB board in detail
- CPU operation, bus timing, serial communication and more...

- Downloadable through link in course website

- Comes with tutorials. Do tutorials 1-3 over weeks 1-4
- Helpful for the Labs, program debugging and testing

Bibliography

- [1] Hughes, L., *Hardware and Software Design for the MC68HC11*, 5th edition, Whale Lake Press, 2004 (textbook) <u>REQUIRED</u>.
- [2] M68HC11 Reference Manual, a.k.a. The Pink Book, Motorola.
- [3] MC68HC11A8 Programming Reference Guide, Motorola <u>REQUIRED</u>.
- [4] M68HC11EVB Evaluation Board User's Manual, Motorola.
- [5] Huang, H., MC68HC11: An Introduction; Software and Hardware Interfacing, 2nd edition, Delmar Thomson Learning, 2000 (textbook) (in Library & Bookstore) - <u>REQUIRED</u>.
- [6] Gonzalez-Cueto, J.A., ECED3204 Transparencies, April 2006 REQUIRED.
- [7] Martin, F., Introduction to 6811 Programming, Media Lab, MIT.
- [8] Spasov, P., *Microcontroller Technology: The 68HC11*, 4th edition, Prentice Hall, 2002.
- [9] Driscoll, Coughlin & Villanucci, *Data Acquisition and Process Control with the M68HC11 Microcontroller*, Merril / Macmillan, 1994 (in Library).

Course Contents

- 1. Introduction to the course.
- 2. Introductory topics,
 - Basic computer architecture (CPU, memory, I/O components and buses).
 - Numeric systems; decimal, binary, hexadecimal.
 - Representation of information in memory, the byte.
 - Different formats: unsigned, signed, ASCII characters and BCD representation.
 - Memory architectures, memory segments from a programming point of view.
 - Memory modules and its interaction with the address, data and control buses.
 - The central processing unit (CPU), instruction cycle and CPU registers.
 - I/O components, device polling and interrupts.

3. The Motorola 68HC11 MicroController Unit (MCU), (Starts on Page 27)

- Microprocessors vs microcontrollers.
- The 68HC11A8 architecture, pin description, operation modes.
- Address space and memory map of the 68HC11A8 MCU.
- Introduction to the 68HC11 I/O components (Ports A-E).
- CPU: Registers, addressing mode, instruction set.
- Assembly language programming for the 68HC11 MCU, assembler directives.
- The development process (assembler, linker, librarian and loader), Motorola S-record files.
- The 68HC11EVB evaluation board, memory map, monitor program, BUFFALO commands.
- Allocation of external memory modules. Using decoders the 74HC138.
- Demultiplexing address and data buses the 74HC373 latch.
- The bus cycle. RAM/EPROM read cycles. RAM write cycle. Timing diagrams.
- Cycle-by-cycle CPU execution. Register transfer notation.
- Laboratories
 - (1) Introduction to the M68HC11EVB,
 - (2) Assembly language programming, and
 - (3) Instruction execution, bus cycle & timing diagrams.

(Starts on Page 2) (Starts on Page 9)

Jose A. Gonzalez-Cueto

Course Contents (cont'd)

4. Asynchronous serial communication,

(Starts on Page 126)

- Introduction,
 - UART rx & tx units.
 - Registers and character formation/handling in both directions.
 - Serial-to-parallel, parallel-to-serial conversion processes.
 - Errors and error handling.
 - The RS-232 standard.
- The HC11 and asynchronous serial communication .- the SCI unit,
 - SCI tx unit.
 - SCI rx unit. Error handling.
 - Control/status registers, rx/tx data registers.
 - CPU «--» SCI unit interaction, I/O methods: polling & interrupts.
- Asynchronous serial communication and the EVB,
 - EVB connectors, EVB serial port connectors.
 - The SCI and ACIA as the EVB UARTs.
 - Use of the D-type flipflop and digital switches.
 - ACIA decode & programming.
 - BUFFALO communication, the RS232 window (SCI terminal) and EVB ports.
 - RS232 drivers & receivers.
- Interrupts,
 - The HC11 interrupt vector table.
 - Interrupt driven I/O, programming with interrupts.
 - Interrupts and the M68HC11EVB evaluation board.
- Laboratories,
 - (4) Device polling & terminal I/O,
 - (5) Asynchronous serial communication and interrupts.

Course Contents (cont'd)

5. HC11 timer system,

- Main timer functions
 - Output compare; software timing, waveform generation.
 - Input capture; measuring period & pulse width.
 - Long periods and counter overflows.
 - Algorithms for generating and measuring slow-changing signals.
- Solving missed output compares and missed overflows. Interrupt priority.
- Real-time interrupt.
- Laboratory:
 - (6) Timer functions.

6. Parallel I/O communication,

- General purpose I/O.
- HC11 output PortB and bidirectional PortC.
- Seven segment displays.
 - Hardware issues
 - Using HC11 ports to light 7-segment LED displays.
 - Controlling multiple 7-segment displays.
 - Software issues
 - Light patterns for digits to be displayed. Table lookup.
 - Conversion of 16-bit hex format --- BCD format «---» ASCII-coded decimal format.
- Strobe and handshake I/O subsystem.
- Design and service of parallel I/O ports external to the HC11.
- Laboratory:

(7) Seven-segment LED displays.

7. Course Review.

8. Final Exam.

Dalhousie University

(Starts at Page 152)

(Starts at Page 170)

Course Assessment

Biweekly Quizzes:	25%
Laboratories:	25%
MidTerm Exam	25%
EndofTerm Exam	25%
Total:	100%

What is a computer?

An Electronic Device operating under Control of Instructions (**Software**) stored in its own Memory Unit (part of its **Hardware**)

- 1. Accepts Data (Input)
- 2. Processes Data Arithmetically / Logically
- 3. Displays Information from the processing (Output)
- 4. Stores results for future use

Block Diagram of the Basic Computer System



Computer Hardware Organization



Semiconductor memory types (Physical viewpoint)

- Random-access memory (RAM): can be read & written.
 Volatile -> information is lost when power is turned off
- **Read-only memory (ROM):** can be read but not written by the processor. Keeps information in absence of power supply

Random-access memory (RAM)

- **Dynamic random-access memory (DRAM):** periodic refresh is required to maintain the contents of a DRAM chip
- Static random-access memory (SRAM): no periodic refresh is required

Read-only memory (ROM)

- Mask-programmed read-only memory (MROM): programmed when being manufactured
- Programmable read-only memory (PROM): the memory chip can be programmed by the end user

- Erasable programmable ROM (EPROM)

- 1. electrically programmable many times
- 2. erased by ultraviolet light (through a window)
- 3. erasable in bulk (whole chip in one erasure operation)

- Electrically erasable programmable ROM (EEPROM)

- 1. electrically programmable many times
- 2. electrically erasable many times
- 3. can be erased one location, one row, or whole chip in one operation

- Flash memory

- 1. electrically programmable many times
- 2. electrically erasable many times
- 3. can only be erased in bulk

Memory Organization (Logical point of view)



- Each memory location is associated with an address, and
- Serves as storage for data or program code (instructions)



Data Formats

Formats	1-Byte Range	<u>Example 1</u> 0100 1000 _b	<u>Example</u>
Unsigned number	0255 _d	$64 + 8 = 72_{d}$	128+ 64+ 8+ 2 = 202 _d
Signed number	-128127 _d	72 _d	$-00110110_{b} =$ $-36_{h} = -54_{d}$
ASCII character	<nul> 00 127_d</nul>	48 _h = 'H' (Table lookup)	out-of-range (*), or If 🕱 , 4A _h = 'J'
Binary-coded decimal (BCD)	0099 _d	48 _d	<invalid></invalid>
(*) 202 _ 'JL' Sa	o http://www.lookupt	ablac com/ for Ext	

See <u>http://www.lookuptables.com/</u> for Extended ASCII codes $(^{*}) 202_{d}$

ASCII Chart

		ASCII CH	IARACTE	R SET (7-	Bit Code			
MS Dig. LS Dig.	0	1	2	3	4	5	6	7
0	NUL	DLE	SP	0	@	Р		р
1	SOH	DC1		1	A	Q	а	q
2	STX	DC2	"	2	В	R	b	r
3	ETX	DC3	#	3	С	S	C	S
4	EOT	DC4	\$	4	D	Т	d	t
5	ENQ	NAK	%	5	E	U	е	u
6	ACK	SYN	&	6	F		f	
7	BEL	ETB		7	G	W	g	w
8	BS	CAN	(8	Н	X	^h h	x
9	HT	EM		9		Y	in the second second	У
A	LF	SUB	*	:	J	Z	j	Z
В	VT	ESC	+ -	;	K	[k	{
C	FF	FS	,	<	L			
D	CR	GS	_	=	M	Ĵ	m	}
E	SO	RS	•	>	Ν		n n	~
F	SI	US		?	0	—	0	DEL

Dalhousie University

Numeric Systems

System	Example	HC11 Notation
Binary	1101 1000 _b	%1101 1000
Hexadecimal	D8 _h	\$D8
Decimal	216 _d	!216
Octal	330 _o	@330

Memory Segments

- Program : Contains program instructions,
 - *e.g.* operation codes (OpCodes), instruction operands
 - Register associated : PC (program counter)
 - Typical access order: Top-to-bottom
- Data : Holds constants & variables used by the program
 - Registers associated : IX, IY (index registers)
 - Access order dependent on data structures & program logic
- Stack : Stores temporary variables,
 - *e.g.* subroutine parameters, return addresses
 - Register associated : SP (stack pointer)
 - Typical access order: Last-In First-Out (LIFO)

Storage of 2-Byte Data in 1-Byte Memory Locations

Example: Storage of 16-bit number \$2E0A

Big-Endia	g-Endian Order (Motorola HC11)			Little-Endian Order			
<u>Address</u> n + 1 n + 2	\$2E \$0A	← MSByte ← LSByte	<u>Address</u> n + 1 n + 2	\$0A \$2E	← LSByte ← MSByte		

MSByte – Most Significant Byte LSByte – Least Significant Byte

Valid for all memory segments: Program, Data & Stack





Busses

- Address Bus
 - Set of parallel lines used to specify a memory location
 - Unidirectional (CPU \rightarrow Memory)
 - # lines = # bits required to address all memory locations.
 - e.g. For an 8K memory module, $8K = 2^3 \times 2^{10} = 2^{13}$ locations
 - Hence, 13 lines are required
- Data Bus
 - Set of parallel lines carrying data / instructions
 - e.g. An 8-bit CPU can transfer 8 bits (1byte) of data at a time
 - Bidirectional (CPU \leftrightarrow Memory)
- Control Bus
 - Set of lines controlling data transfer
 - Example of lines
 - CS: chip selection logic
 - Clock : synch signal, $\$ Unidirectional (CPU \rightarrow Memory)
 - R/W : Read or Write



I/O Schemes

1.Isolated I/O scheme

- The microprocessor has dedicated instructions for I/O operations
- The microprocessor has a separate address space for I/O devices

2. Memory-mapped I/O scheme

- The microprocessor uses the same instruction set for I/O operations
- The I/O devices and memory components are resident in the same memory space

Synchronizing the Microprocessor and the Interface Chip

The polling method

1.for input -- the *microprocessor checks* a *status* bit of the interface chip to find out if the interface chip has received new data from the input device.

2. for output -- the *microprocessor checks* a *status* bit of the interface chip to find out if it can send new data to the interface chip.

The interrupt-driven method

 for input -- the *interface chip interrupts* the microprocessor whenever it has received new data from the input device.
 for output -- the *interface chip interrupts* the microprocessor whenever it can accept new data from the microprocessor.

Motorola S-Records

- Files containing Machine Code ("*.s19")
- ASCII files portable (edited on any PC)
- Readable
 - Hex machine code
 - Memory addresses where code will be loaded

S-Record Format



S-Record Example

S0 0E 0000 53 52 45 43 4F 52 44 2E 42 41 4B E3 ⇐ Starting Record

		Address	Instructi	<u>on / Data</u>
S1 04 C000 FE 3D		\$C000	LDX \$	C008
S1 05 C001 C0 08 71				
S1 04 C003 BD 7B		\$C003	JSR \$	C00B
S1 05 C004 C0 0B 6E	3			
S1 09 C006 20 FE 00	0A 05 FF 04	\$C006	BRA \$	FE
Type Address	Checksum	\$C008	\$000A	Data
Length Code	l e / Data	\$C00A	\$05	
S1 05 C00C C0 0F 5	=	\$C00B	STX \$	C00F
S1 04 C00E 39 F4		\$C00E	RTS	
S1 04 C010 00 2B		\$C010	\$00 } ם	ata
S9 03 0000 FC		¢	= Termina	tion Record

Loading Executable S-Records ("*.s19") into the EVB

- 1st Establish communication with the EVB from the PC
 - Establish the serial connection between the COM1 Port on the PC side and the Terminal I/O Port on the EVB
- •2nd On the BUFFALO window in MiniIDE type the command > load --t {hit Enter} EVB ready for S-record stream through (t)erminal port
- 3rd Open a 2nd MiniIDE window and connect it as a Terminal window
 - Go to Menu Terminal -> Download File -> Browse for the .s19 file to download to the EVB board

Loading Executable S-Records into the QEVB11 Simulator

- (a) Use the Load command from the File pull-down menu, OR
- (b) Click on the button with the blue arrow on top of a stack of papers
- Locate the .s19 s-Record in the PC
- Machine code will be loaded into RAM memory of EVB model

31

M68HC11 Microcontroller



M68HC11 Microcontroller



M68HC11 Microcontroller



M68HC11 Microcontroller

REFERENCE DESIGNATION	DESCRIPTION
C1-C5, C8-C11, C13, C14, C17, C18	Capacitor, 0.1 μF @ 50 Vdc, ±20%
C6, C7, C16	Capacitor, 24 pF @ 50 Vdc, ±20%
C12	Capacitor, 1.0 μF @ 50 Vdc, ±20%
C15	Capacitor, electrolytic, 100 µF @ 50 Vdc, ±20%
J1, J3, J6 J2, J4	Header, jumper, single row post, 2 pin, Aptronics #929705-01-02 Header, jumper, single row post, 3 pin, Aptronics #929705-01-03
P1 P2 P3	Header, double row post, 60 pin, Aptronics #929715-01-30 (MCU I/O port connector)
P4	Connector, caple, 25-pin, 11 # UBF-255AA (terminal/host I/U port connector) Terminal block, 4 position, Electrovert #25.112.0453 (power supply connector)
R1-R3, R5-R10	Resistor, 10k ohm, 5%, 1/4W
R11, R13-R15	Resistor, 27k ohm, 5%, 1/4W
R12 R16	Resistor, 620 ohm, 5%, 1/4W Resistor, 100k ohm, 5%, 1/4W
n17, n18	Resistor, 2.2k ohm, 5%, 1/4W
U	Switch, pushbutton, SPDT, C&K #8125-R2/7527
U U U U U U U	I.C., MC68HC24FN, PRU I.C., MC74HC373N, transparent latch I.C., 2764, 8k EPROM, 250 ns
	I.C., MCM6164, 8k RAM (user supplied) I.C., MCM6164, 8k RAM, 250 ns
U7	I.C., MC74HC138, decoder/demultiplexer I.C., MC74HC4066/MC14066B, digital switch
60 80	I.C., MC1488P, RS-232C driver
U10	I.C., MC68HC11A1FN, MCU (Note 1)
U12	I.C., MC74HC74, D-type flip-flop
U13 U14	I.C., MC74HC4040, binary ripple counter I.C., MC74HC4040, binary ripple counter
XU1	Socket, PC mount, 44 pin, PLCC, AMP #821-551-1 (use with U1)
XU3-XU5 XU9	Socket, 28 pin, DIP, Robinson Nugent #ICL-286-S7-TG (use with U3-U5) Socket, 24 pin, DIP, Robinson Nugent #ICL-246-S7-TG (use with U9).
XU10	Socket, PC mount, 52 pin, PLCC, AMP #821-575-1 (use with U10)
Y1 Y2	Crystal, MCU, 8.0 MHz (Notes 2 & 3) Crystal, ACIA, 2.4576 MHz
	Fabricated jumper, Aptronics #929955-00 (use with jumper headers J1-J6)
(1) MCU supplied with the EVB hav	e the configuration (CONFIG) register ROMON bit cleared to disable MCU internal ROM,
(2) Crystal frequencies from 4 to 8 N	$\frac{1}{2}$ containing the borrow program to control are operations.
(3) 8 MHZ crystal obtains 2 MHz E-c SCI operation.	lock/9600 baud MCU SCI operation. 4 MHZ crystal obtains 1 MHz E-clock/4800 baud MCU

Dalhousie University

BUFFALO Commands

- asm assemble / disassemble memory locations
- br(eak) set / clear breakpoints
- g(o) execute instructions
- load load S-records via serial ports
- md display memory contents
- mm view / modify memory contents
- p proceed / continue execution
- rm view / modify contents of CPU registers
- t(race) trace execution of instructions
- h(elp) offers commands' syntax & brief description


Dalhousie University

Jose A. Gonzalez-Cueto



ECED 3204. Microprocessors

M68HC11 Microcontroller

M68HC11 Microcontroller ECED 3204. Microprocessors \$0000-\$0035 USER RAM \$0036-\$004A USER STACK POINTER \$004B-\$00C3 MONITOR VARIABLES \$00C4-\$00FF VECTOR JUMP TABLE Figure 5-2. EVB Memory Map Diagram PRU + REG. DECODE FLIP-FLOP DECODE **OPTIONAL 8K RAM** MONITOR EPROM (MCU RESERVED) **TERMINAL ACIA** INTERNAL RAM USER RAM NOT USED NOT USED NOT USED NOT USED NOT USED EEPROM \$B7FF \$B800 \$B5FF \$B600 \$FFFF \$E000 \$BFFF \$C000 \$9FFF \$A000 \$97FF \$9800 \$7FFF \$8000 \$5FFF \$6000 \$17FF \$1800 \$3FFFF \$4000 \$0FFF \$1000 \$00FF \$0100 \$0000 **Dalhousie University** Jose A. Gonzalez-Cueto 39

ECED 3204. Microprocessors



ECED 3204. Microprocessors

M68HC11 Microcontroller

Bran	ch Inst	ruc	tio	ns		
Function	Mnemonic	REL	DIR	INDX	INDY	Comments
Branch if Carry Clear	BCC	×				C=0?
Branch if Carry Set	BCS	×	7			C = 1 ?
Branch if Equal Zero	BEQ	×				Z=1?
Branch if Greater Than or Equal	BGE	×				Signed ≥
Branch if Greater Than	BGT	×				Signed >
Branch if Higher	BHI	×				Unsigned >
Branch if Higher or Same (same as BCC)	BHS	×		a i		Unsigned ≥
Branch if Less Than or Equal	BLE	×				Signed ≤
Branch if Lower (same as BCS)	BLO	X				Unsigned <
Branch if Lower or Same	BLS	×				Unsigned ≤
Branch if Less Than	BLT	Х				Signed <
Branch if Minus	BMI	Х				N = 1 ?
Branch if Not Equal	BNE	×				Z=0?
Branch if Plus	BPL	×				<pre>C = 0</pre>
Branch if Bit(s) Clear in Memory Byte	BRCLR		×	×	×	Bit Manipulation
Branch Never*	BRN	×				3-cycle NOP
Branch if Bit(s) Set in Memory Byte	BRSET		×	×	×	Bit Manipulation
Branch if Overflow Clear	BVC	×				Υ = 0 ?
Branch if Overflow Set	BVS	×			~	V=1?

Dalhousie University

HC11 CPU Addressing Modes

- Describe the primary operand involved in an instruction
- Operands can be
 - CPU registers, and/or
 - Bytes from memory
- 1. Inherent (INH)
- 2. Immediate (IMM)
- 3. Direct (DIR)
- 4. Extended (EXT)
- 5. Indexed (IND)
- 6. Relative (REL)

Inherent (INH)

Only CPU registers are involved in the instruction

Machine Code	Instruction	Description
1B	ABA	$ACCA \leftarrow ACCA + ACCB$
5C	INCB	$ACCB \gets ACCB + 1$
08	INX	$IX \leftarrow IX + 1$
16	TAB	$ACCB \leftarrow ACCA$

Immediate (IMM)

- The operand value is part of the instruction

- It follows the OpCode

Machine Code	Instruction	Description
86 25	LDAA #\$25	$ACCA \leftarrow \$25$
81 24	CMPA #%100100	ACCA - %00100100
CC 07 D2	LDD #!2002	$ACCA:ACCB \gets \$07D2$
	S	Same as ACCD \leftarrow \$07D2

Direct (DIR)

- The operand is stored in initial 256 bytes (\$0000 - \$00FF)

Machine Code	Instruction	Description
90 1F	SUBA \$1F	$ACCA \leftarrow ACCA - <$ \$001F>
96 A8	LDAA \$A8	$ACCA \leftarrow <$ \$00A8>

Extended (EXT)

The operand's absolute address appears explicitly in the 2 bytes following the OpCode (any in \$0000 – \$FFFF)

Machine Code	Instruction	Description
B7 C0 20	STAA \$C020	$<$ \$C020> \leftarrow ACCA
F0 C0 1C	SUBB \$C01C	$ACCB \leftarrow ACCB - < C01C >$

Indexed (IND)

 Index registers IX & IY are used to calculate the effective address (EA). It can be any in \$0000 – \$FFFF.

 $- EA = \underbrace{Base Address}_{IX \text{ or }IY} + \text{Unsigned 8-bit Offset}$

Machine Code	Instruction	Description
E3 22	ADDD \$22,X	$EA = IX + \$22$ $ACCD \leftarrow ACCD + \langle EA:EA+1 \rangle$
18 AB 0D	ADDA \$0D,Y	$EA = IY + \$0D$ $ACCA \leftarrow ACCA + \langle EA \rangle$

Relative (REL)

- It is used only by the branch instructions

– EA = Next Instruction's Address + Signed 8-bit Offset, OR

48

 $PC_{NEW} = EA = PC_{OLD} + Offset$

- Offset range: $[-128_{D}, 127_{D}]$

Relative (REL)

 $-PC_{NEW} = EA = PC_{OLD} + Offset$

Example: Fill in the spaces in the machine code below

<u>Address</u>	Mach Code	Label C	<u> Dperation</u>	Operand	Description
C000	20	there	BRA	where	branch always
C002	22	where	BHI	there	branch if higher
C004	24		BCC	lbcc	branch if carry clear
C006	27	hang	BEQ	hang	branch if $Z = 1$
C008	25	here	BLO	here	branch if lower
C00A	8D	lbcc	BSR	subr1	branch to subroutine
	: } 10) bytes c	of code		
C016	4F ,	subr1	CLRA		
	•				

The 68HC11 Machine Code

A 68HC11 instruction consists of

```
(1 to 2 bytes) of opcode + (0 to 3 bytes) of operand information
```

			Machine instruction
Asse	mbly inst	ruction	(in hex format always)
	INCB		5C
	LDAA	#!29	86 1D
	ADDA	\$002F	9B 2F (assembler encodes using direct addressing mode)
	STAA	\$C01E	B7 C0 1E
	CPD	#\$00FF	1A 83 00 FF
loop	BRCLR	0, Y, \$80, loop	18 1F 00 80 FB

Decoding machine language instructions

Procedure

- **Step 1** Compare the first one or two bytes with the opcode table to identify the corresponding assembly mnemonic and addressing mode.
- **Step 2** Identify the operand bytes after the opcode field.
- **Step 3** Write down the corresponding assembly instruction.
- **Step 4** Repeat step 1 to 3 until the machine code file is exhausted.

Sample lookup segment of the	table to next exa	be used in decoding ample into assembly	g the program
machine code	assem	oly instruction form	at
01	NOP		
86	LDAA	IMM	
8B	ADDA	IMM	
96	LDAA	DIR	
97	STAA	DIR	
9B	ADDA	DIR	
C3	ADDD	IMM	
C6	LDAB	IMM	
CB	ADDB	IMM	
CC	LDD	IMM	
D3	ADDD	DIR	
D6	LDAB	DIR	
D7	STAB	DIR	
DB	ADDB	DIR	
DC	LDD	DIR	
DD	STD	DIR	
		50	

Example. Disassemble the following machine code to its corresponding assembly instructions.

96 30 8B 17 97 30 CC 02 F0

Solution:

The disassembly process starts from the leftmost byte. We next look up the machine code table to see which instruction it corresponds to.

Instruction 1.

Step 1. The first byte 96 corresponds to the instruction LDAA DIR. Step 2. The second byte, 30_h , is the direct address. Step 3. Therefore, the first instruction is LDAA \$30.

Instruction 2.

Step 1. The third byte (8B) corresponds to the instruction ADDA IMM. Step 2. The immediate value is 17_h .

Step 3. Therefore, the second instruction is ADDA #\$17.

Instruction 3.

Step 1. The fifth byte (97) corresponds to the instruction STAA DIR. Step 2. The DIR address is the next byte 30. Step 3. Therefore, the third instruction is STAA \$30.

Instruction 4.

Step 1. The seventh byte (CC) corresponds to the instruction LDD IMM. Step 2. The IMM 16-bit value is given by the next 2 bytes 02 F0. Step 3. Therefore, the fourth instruction is LDD #\$02F0.



ECED 3204. Microprocessors

M68HC11 Microcontroller

Assembler Line Statement Format

Label Field	Operation Field	Operand Field	Comment Field
	ldab	#26	; Initializing Delay Counter
DelayLoop	decb		; Decrement Counter Value
	bne	DelayLoop	; If Counter not Zero stay in the Loop



Assembler Directives

The AORG directive (absolute ORG) .-

Instruct the linker not to relocate the code segment following it.

Example

aorg	\$C300	; Code to follow starts at \$C300
ldaa	Counter	; No matter what memory was
inca		; assigned to the last instruction of the
-		

; previous module

	Assembler Directives
The PUBL	IC directive
	Allows a module to share a label (e.g. a subroutine) with other modules by making its name public or known to others
Example	
;	public ASCII2Dec
; Function ; ;	ASCII2Dec < Description of what it does and parameters or variables involved >
	org \$C500 ; Code to follow starts at \$C500
ASCII2Dec	psha Body of the subroutine rts
	end

Assembler Directives

The EXTERN directive .-

Allows a module to have access to a public label external to this module, i.e. not defined in this module



	т	he EQU	dire	ective Constants
Unnamed C	onstant	<u>IS</u>		
Examples:				
	lds	#\$DFFF	; Init	tializing stack pointer
	cmpb	#'A'	; Co	mpare ACCB with ASCII 'A' = 41
	staa	\$1004	; Sto	ore <acca> to PORTB data register (\$1004)</acca>
Named Con	<u>stants</u>			
Examples:				
STK_TOP	equ	\$DFFF	; Toj	o of Stack at start of program Constant
CAP_A	equ	'A'	;AS	CII for uppercase A > Definition
PORTB	equ	\$1004	; PC	ORTB data register address Part
	• • •			
Dreator	lds	#STK_T	OP	; Initializing stack pointer
Instructions	cmpb	#CAP_A		; Checking contents of ACCB w.r.t. 'A'
	staa	PORTB		; Writing contents of ACCA to PORTB

Advantages of Named Constants

Their value only needs to be changed once (in the Definition Part)
 Improves readability of Assembly Code

Other Examples:

; Constants

DELAY	equ	2000	; Delay value to initialize counter with
BITMASK1	equ	%00000001	; Mask used for parity, bit 0 (B_0)
BITMASK2	equ	%00110000	; Mask used to toggle bits 4 & 5 (B_4 & B_5)

; Instructions (These are just isolated examples, NOT part of a program)

 Idx
 #DELAY
 ; Initializing delay counter IX

 bita
 #BITMASK1
 ; Checking if B₀ is 0 or 1, <ACCA> even or odd

 anda
 #BITMASK1
 ; Does the same as bita but also modify ACCA

 ; In this case ACCA B₁-B₇ are cleared

eora #BITMASK2 ; Toggles ACCA bits 4 & 5 (B_4 & B_5)



	De	efining a Known Stri	ing Example	
; Constants				
CR	equ	\$0D		
LF	equ	\$0A		
NUL	equ	\$00		
; Variables	·			
str1	db	"This is string 1"		
str3	db	"ABCDEFG"		
NameStr	db	"JOSE", CR, LF, NUL	; null-terminated string including ; the format control characters ; Carriage Return & Line Feed	

Rese	rving	arbitrary a	amounts of storage Example
; Program se	egment	that stores	string "ABCZ" to variable <i>alphabet</i>
; Constants			
CAP_A	equ	'A' ; First	letter, 'A' has the lowest ASCII value in the set
CAP_Z	equ	'Z' ; Last	letter, 'Z' has the highest ASCII value in the set
; Instructions	5		
AlphaLoop	org Idx Idaa staa inx inca cmpa bls	\$C000 #alphabet #CAP_A 0,X #CAP_Z AlphaLoop	; Code below to be loaded starting at \$C000 ; IX pointing to <i>alphabet</i> (loaded with its address) ; ACCA = 'A' ; Store value in ACCA to address held by IX ; Increment IX, IX points to next byte in <i>alphabet</i> ; ACCA holds ASCII value for next character ; Is next char lower or same as 'Z' ? ; If YES go back to store it and repeat cycle
; Variables alphabet	ds	26	; Allocates 26 bytes of memory for variable ; <i>alphabet</i> . Its values are undefined initially.
Dalhous	ie Univ	ersity	65 Jose A. Gonzalez-Cueto

Reserving arbitrary storage .- List File Example

1: ; Program segment that stores string "ABC...Z" to variable alphabet2:3: ; Constants

Dalhousie University	v e	66	Jose A. Gonzalez-Cueto	
18: C00D +001A	alphabet	ds	!26	
17: ; Variables				
16:				
15: C00B 23 F8		bls	AlphaLoop	
14: C009 81 5A		cmpa	#CAP_Z	
13: C008 4C		inca		
12: C007 08		inx		
11: C005 A7 00 Alph	aLoop staa	0,X		
10: C003 86 41		ldaa	#CAP_A	
9: C000 CE C00D		ldx	#alphabet	
8: =0000C000		org	\$C000	
7: ; Instructions				
6:				
5: =0000005A	CAP_Z	equ	'Z'	
4: =00000041	CAP_A	equ	'A'	

```
; HtoD - Subroutine to convert a 16-bit hex number to a 5 digit decimal number
; Decimal ASCII result is stored in external 5 byte variable DBUFR
; On entry IX points to hex value to be converted
; All registers are unchanged upon return
                                  ; Subroutine label other module(s)
              public
                       HtoD
                                  : can have access to
                                  ; Variable label defined in other module
                      DBUFR
              extern
HtoD
              pshy
              pshx
                                  ; Save registers
              pshb
              psha
              ldy
                      #DBUFR
                                  ; IY points to DBUFR variable
                      0.X
                                  : ACCD = hex value to be converted
              ldd
                       #!10000
              ldx
                                  ; IX = hex/10,000, ACCD = remainder (r)
              idiv
                 Subroutine Example (Part 1)
```

•		
ldx	#!100	
idiv		; IX = r1/100, ACCD = new r (r2)
xgdx		; IX = r2, ACCA:ACCB = 100s digit
addb	#\$30	; Convert to ASCII
stab	2,Y	; Store to 100s digit in decimal buffer
xgdx		; ACCD = r2
ldx	#!10	
idiv		; $IX = r2/10$, ACCD = new r (ACCB = 1s digit)
addb	#\$30	; Convert to ASCII
stab	4,Y	; Store to units digit in decimal buffer
xgdx		; ACCA:ACCB = 10s digit
addb	#\$30	; Convert to ASCII
stab	3,Y	; Store to 10s digit in decimal buffer
pula		
pulb		; Restore registers
pulx		
puly		
rts		; Return
a sa al		
ena		

Subroutine Example (Part 2)

ECED 3204. Microprocessors		processors	M68HC11 Microcontroller	
; Labels share	ed with of	her module(s)		
	public	DBUFR	; Variable label other module(s) ; can have access to	
	extern	HtoD	; Subroutine label defined in other module	
; Addresses				
BAUD SCCR1 SCSR SCDR FFLOP STK_TOP	equ equ equ equ equ	\$102B \$102C \$102E \$102F \$4000 \$DFFF	; Address for the SCI line speed register ; Address for the SCI control register 1 ; Address for the SCI status register ; Address for the SCI data register ; FlipFlop Address ; Address of top-of-stack	
; Constants				
JMPOpCode TIE_TE TDRE DELAY	equ equ equ equ	\$7E \$88 \$80 !10667	; OpCode for JMP instruction ; Control byte for SCCR2, flags TE = 1, TIE = 1 ; TDRE bit mask for SCSR ; Value used to create a 32ms delay,	
:	Mair	n Program	n Example (Part 1)	
Dalhousie	Univers	sity	69 Jose A. Gonzalez-Cueto	

ECED 3204. Microprocessors

	Main	Program E	xample (Part 2)
	end		; End of Program Code
NewLineString DBUFR Periodhexdw	db ds 0	LF, CR, ' ', NUL 5	<pre> Variables (Part of them) </pre>
	iax • rts	#DROFK	; Reading subroutine output ; End of subroutine UpdatePeriod
	ldx jsr	#Periodhex HtoD	; Load IX with address of hex period ; Subroutine call
UpdatePeriod	•		
DelayLoop	dex bne jsr bra	DelayLoop UpdatePeriod MainLoop	; Decrementing counter ; If counter > 0 keep decrementing ; Goto Update Signal Period ; Repeat Loop
MainLoop	lds ldx	#STK_TOP #DELAY	; Initializing stack pointer ; Loading delay counter
; Program Code	e org	\$C000	; To be loaded at \$C000

M68HC11 Instruction Set & Assembly Programming

Bibliography:

- 68HC11 Reference Manual, Section 6.5 and Appendix A.
- 68HC11 Programming Reference Guide, Section 3.
- Textbook, Chapter 3.
- Huang's book, Chapter 2.

M68HC11 Instruction Set

Load & Store Instructions .- Examples

Idaa #\$2C ; ACCA \leftarrow \$2C

Idab \$C007 ; ACCB $\leftarrow <$ \$C007>

staa \$C00A ; <\$C00A> \leftarrow ACCA

Register Transfer & Exchange Instructions

- tab ; ACCB \leftarrow ACCA
- tba ; ACCA \leftarrow ACCB

 $\mathsf{xgdx} \hspace{0.1in} ; \mathsf{ACCD} \hspace{0.1in} \leftrightarrow \hspace{0.1in} \mathsf{IX}$

xgdy ; ACCD \leftrightarrow IY
Arithmetic Instructions .- Examples

inc	Counter	; Counter \leftarrow Counter + 1
deca		; ACCA \leftarrow ACCA – 1
adda	alpha	; ACCA \leftarrow ACCA + alpha
suba	beta	; ACCA \leftarrow ACCA – beta
aba		; ACCA \leftarrow ACCA + ACCB
nega		; ACCA \leftarrow – ACCA (2's complement)
mul		; $ACCD \leftarrow ACCA * ACCB$





```
Logical Operations .- Examples
```

- andb #\$F0 ; Clears Least Significant Nibble of ACCB
- oraa #\$03 ; Sets Bits 0 & 1 of ACCA
- eora #\$0C ; Toggles Bits 2 & 3 of ACCA
- bitb \$C01C ; Implicit AND, ACCB <\$C01C> ; Flags modified, ACCB not altered
- bitb #%00000011 ; Is ACCB multiple of 4? ; If as a result of this instruction Z is set
 - ; (Z = 1), ACCB is multiple of 4.
- ldx #\$1004
- bset 0, X, \$55 ; Sets bits 0,2,4 & 6 of PORTB
- bclr 0, X, \$AA ; Clears bits 1,3,5,7 of PORTB



Dalhousie University

Shift and Rotate Instructions .- Examples

#\$01 ; $ACCA = 1 = 0000001_{bin}$ Idaa ; $ACCA = ACCA * 2 = 2 = 00000010_{bin}$, Carry flag = 0 asla ; $ACCA = ACCA * 2 = 4 = 00000100_{bin}$, Carry flag = 0 asla ; $ACCA = ACCA / 2 = 2 = 00000010_{bin}$, Carry flag = 0 asra Idaa #\$F6 ; $ACCA = -10_{dec} = F6 = 11110110_{bin}$; $ACCA = ACCA / 2 = -5_{dec} = FB = 11111011_{bin}$, asra ; Carry Flag = 0; $ACCA = ACCA / 2 = -3_{dec} =$ \$FD = 11111101_{bin}, asra ; Carry Flag = 1

Program Control Instructions

- 1. Conditional branches
- Modify value of PC within [-128,+127]_{dec} (1 byte signed)
- (a) Testing a single CCR bit

beq	<label></label>	; Z = 1 ?
bne	<label></label>	; Z = 0 ?
bcs	<label></label>	; C = 1 ?
bcc	<label></label>	: C = 0 ?

Program Control Instructions

1. Conditional branches

(b) Comparison of unsigned numbers

housie Uni	versitv	80	Jose A. Gonzalez-Cueto	
	, , ,	If ACCA = \$F3 = continues at 'Hi	= 243 _{dec} > \$25 execution gher'	
cmpa #\$25 bhi Higher ; Program control will be transferred to th ; instruction at label 'Higher' IF ACCA > 3 ; otherwise the instruction following bhi i ; executed				
ample:				
blo bls	<label> <label></label></label>	; Unsign ; Unsign	ed < , C = 1 ? $ed \le , C + Z = 1 ?$	
bhi bhs	<label> <label></label></label>	; Unsigno : Unsigno	ed > , C + Z = 0 ? ed ≥ , C = 0 ?	
	bhi bhs blo bls ample: cmpa bhi bhi	bhi <label> bhs <label> blo <label> bls <label> ample: cmpa #\$25 bhi Higher ; ; ; housie University</label></label></label></label>	bhi <label> ; Unsigne bhs <label> ; Unsigne blo <label> ; Unsigne bls <label> ; Unsigne bls <label> ; Unsigne ample: cmpa #\$25 bhi Higher ; Program contro ; instruction at lal ; otherwise the in ; executed ; If ACCA = \$F3 = ; continues at 'Hi housie University 80</label></label></label></label></label>	bhi <label> ; Unsigned > , C + Z = 0 ? bhs <label> ; Unsigned ≥ , C = 0 ? blo <label> ; Unsigned < , C = 1 ? bls <label> ; Unsigned \leq , C + Z = 1 ? ample: cmpa #\$25 bhi Higher ; Program control will be transferred to the ; instruction at label 'Higher' IF ACCA > \$25, ; otherwise the instruction following bhi is ; executed ; If ACCA = \$F3 = 243_{dec} > \$25 execution ; continues at 'Higher' housie University 80 Jose A. Gonzalez-Cueto</label></label></label></label>

Program Control Instructions

1. Conditional branches

(c) Comparison of signed numbers

	bgt	<label></label>	; Signed > , $Z + (N \oplus V) = 0$?	
	bge	<label></label>	; Signed \geq , N \oplus V = 0 ?	
	blt	<label></label>	; Signed < , $N \oplus V = 1$?	
	ble	<label></label>	; Signed \leq , Z + (N \oplus V) = 1 ?	
Ex	ample	:		
	cmpa	#\$25		

bgt Greater ; Program control is transferred to the instruction ; at label 'Greater' **IF** the 2's complement value in ; ACCA > \$25, otherwise the instruction following ; bgt is executed

; If ACCA = $F3 = -13_{dec} < 25 = 37_{dec}$ execution ; continues with the instruction following bgt

Program Control Instructions

2. Unconditional branches

```
jmp <label or address> ; Jump always to a label / address
; in the 64KB address space
bra <label> ; Branch always to an address in the range
; [ PC - 128<sub>dec</sub> , PC + 127<sub>dec</sub> ]
3. Subroutine calls
jsr <label or address> ; Jump to a subroutine starting with
```

```
; a label / address anywhere in the
; 64KB address space
```

bsr <label> ; Branch to a subroutine starting with a label ; associated with an address in the range ; [PC - 128_{dec} , PC + 127_{dec}],

; PC is the address of the instruction following bsr

rts

; Return from subroutine

Stack Instructions

1. Saving contents of CPU registers

psha

pshb ; Storing register values to stack

pshx

pshy

2. Retrieving contents of CPU registers

puly pulx ; Restoring register values from stack pulb pula

Internal CPU Registers	Description			
BAR	Bus Address Register – 16 bits			
BDR	Bus Data Register – 8 bits			
IR	Instruction R egister – 8 bits			
ATMP	Temporal Address Register – 16 bits			
DTMP	Temporal Data Register – 16 bits			

Cycle Code	Description			
FOP	Fetch instruction Op code			
FOFF	Fetch 8-bit address Offset			
FAHI	Fetch High half of 16-bit Address			
FALO	Fetch Low half of 16-bit Address			
ODHI	transfer Hi gh half of 16-bit O perand D ata			
ODLO	transfer Lo w half of 16-bit O perand D ata			
OD	transfer 8-bit O perand D ata			
CA	Compute operand Address (uses ALU)			
EXEC	execute ("do" the instruction)			

ECED 32	204. Microprocess	ors			M68	HC1	1 N	licr	ocontro	ller
; Stack Area ; ***** **** STK_TOP	; Initialization	List	Data	; Data	Target			Code	; Instructions	; Execution
org	org Ids Idab	ds org	org db		inc	jsr	clrb	ldaa	org	starts
\$DFFF	\$D500 #STK_TC #List #\$5F Code	\$D400 2 \$39	\$D000 \$19		۵000 2,X	Target		Data	\$C000	at \$D500
	σ				; Instr) (Rese
					THIS instruction	THIS, and	THIS,	THIS,	uction execution is analyzed for	t vector is set to \$D500)

Dalhousie University

The 68HC11 Instruction Execution Cycle

- Perform a sequence of read cycles to fetch instruction opcode byte(s) and address byte(s) if required.
- Optionally perform read cycle(s) required to fetch memory operand(s).
- Perform the operation specified by the opcode.
- Optionally write results back to a register or memory location(s).

Example: Consider the following 4 instructions

Assembly instruction	Memory location	Machine Code
LDAA \$D000	\$C000	B6 D0 00
CLRB	\$C003	5F
JSR \$C080	\$C004	BD C0 80
INC 2,X	\$C080	6C 02
Dalhousie University	87	Jose A. Gonzalez-Cueto

Instruction LDAA \$D000

Step 1. Place the value in PC on the address bus with a request to read the contents of that location.

Step 2. The opcode byte **\$B6** at \$C000 is returned to the CPU and PC is incremented by 1.



Step 3. CPU performs two read cycles to obtain the extended address \$D000 from locations \$C001 and \$C002. At the end the value of PC is incremented to \$C003



Step 4. The CPU performs another read to get the contents of the memory location at \$D000, which is \$19. The value \$19 will be loaded into ACCA.



Cycle-by-Cycle Execution:

Cycle	LDAA (EXT)				
Cycie	Addr	Data	R/W		
1	OP	B6	1		
2	OP + 1	hh	1		
3	OP + 2		1		
4	hhll	(hhll)	1		

Cycle-by-cycle Execution – Register Transfer Notation LDAA \$D000

E #	1	cycle first half	cycle second half
Code	FOP	BAR ← <pc> = \$C000</pc>	$PC \leftarrow \langle PC \rangle + 1 = $C001$
R/W	1		¦ IR ← <bdr> = \$B0</bdr>
E #	2	cycle first half	cycle second half
Code	FAHI	BAR ← <pc> = \$C001</pc>	$PC \leftarrow \langle PC \rangle + 1 = C002$
R/W	1		$A I MP_{HI} \leftarrow \langle BDR \rangle = D0$
E #	3	cycle first half	cycle second half
Code	FALO	$BAR \leftarrow = \$C002$	$PC \leftarrow \langle PC \rangle + 1 = \$C003$
R/W	1		$+$ ATMP _{LO} \leftarrow <bdr> = \$00</bdr>
E #	4	cycle first half	cycle second half
Code	OD	$BAR \leftarrow \langle ATMP \rangle = D000$	$ACCA \leftarrow BDR > = 19
R/W	1		

< reg > - stands for the contents of register reg

Instruction **CLRB**

Step 1. Place the value in PC on the address bus with a request to read the contents of that location.

Step 2. The opcode byte **\$5F** at \$C003 is returned to the CPU and PC is incremented by 1.



Instruction 2, CLRB -- Execution

Step 3. Once decoded the corresponding action is taken, i.e. $ACCB \leftarrow 0$.

No operands are read in this Instruction, just a single OpCode byte. Neither any memory location is written as result of the operation.

Cycle-by-Cycle Execution:

Cycle	CLRB (INH)				
CYLIE	Addr	Data	R/W		
1	OP	5F	1		
2	OP + 1	-	1		

Cycle-by-cycle Execution – Register Transfer Notation

CLRB

E # Code R/W	1 FOP 1	cycle first half BAR \leftarrow <pc> = \$C003</pc>	cycle second half $PC \leftarrow \langle PC \rangle + 1 = $C004$ $IR \leftarrow \langle BDR \rangle = $5F$
E # Code R/W	2 EXEC 1	cycle first half BAR \leftarrow <pc> = \$C004</pc>	cycle second half ACCB \leftarrow \$00 discard \leftarrow <bdr> = \$BD</bdr>

Instruction JSR \$C080

- **Step 1.** Place the value in PC on the address bus with a request to read the contents of that location.
- Step 2. The opcode byte **\$BD** at \$C004 is returned to the CPU and PC is incremented by 1.



Step 3. CPU performs two read cycles to obtain the extended jump address \$C080 from locations \$C005 and \$C006. At the end the value of PC is incremented to \$C007







Cycle-by-Cycle Execution:

Cyclo	JSR (EXT)							
Cycie	Addr	Data	R/W					
1	OP	BD	1					
2	OP + 1	hh	1					
3	OP + 2	11	1					
4	hhll	(hhii)	1					
5	SP	Rtn lo	0					
6	SP - 1	Rtn hi	0					

Cycle-by-cycle Execution – Register Transfer Notation

$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	E# Code R/W E# Code R/W	1FOP122FAHI1	$JSR \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	
E #3cycle first halfCodeFALOBAR $\leftarrow <$ PC> = \$C006R/W1Cycle first halfE #4cycle first halfCodeODBAR $\leftarrow <$ ATMP> = \$C080R/W1cycle first halfE #5cycle first halfCodeODLONote: This cycle is implemented for consistency to make control logic simpler, contents ofR/W0cycle first halfE #5SP $\leftarrow <$ SP> = \$DFFFSP $\leftarrow <$ SP> - 1 = \$DFFESPFEBAR $\leftarrow <$ SP> = \$DFFESP $\leftarrow <$ SP> - 1 = \$DFFESP $\leftarrow <$ SP> - 1 = \$DFFE	E# Code R/W	2 FAHI 1	cycle first half BAR ← <pc> = \$C005</pc>	
E #4cycle first halfCodeODBAR $\leftarrow <$ ATMP> = \$C080R/ \overline{W} 1bar $\leftarrow <$ ATMP> = \$C080E #5cycle first halfCodeODLOcycle first halfR/ \overline{W} 0cycle first halfE #6cycle first halfSP $\leftarrow <$ SP> - 1 = \$DFFER/ \overline{W} 0R/ \overline{W} 0	 E# Code R/W	3 FALO 1	cycle first half BAR ← <pc> = \$C006</pc>	
E #5cycle first halfCodeODLOBAR $\leftarrow <$ SP> = \$DFFF R/\overline{W} 0SP $\leftarrow <$ SP> - 1 = \$DFFEE #6cycle first halfCodeODHI R/\overline{W} 0SP $\leftarrow <$ SP> - 1 = \$DFFESP $\leftarrow <$ SP> - 1 = \$DFFE	E# Code R/ W	1 OD 4	cycle first half BAR ← <atmp> = \$C080 Note: This cycle is implemented for consistent to make control logic simpler, contents o</atmp>	
E #6cycle first halfCodeODHIBAR $\leftarrow <$ SP> = \$DFFER/W0SP $\leftarrow <$ SP> - 1 = \$DFFD	E# Code R/W	5 0DLO	cycle first half BAR ← <sp> = \$DFFF SP ← <sp> - 1 = \$DFFE</sp></sp>	
	 E# Code	0 ODHI	cycle first half BAR \leftarrow <sp> = \$DFFE SP \leftarrow <sp> - 1 = \$DFFD</sp></sp>	

ECED 3204. Microprocessors

M68HC11 Microcontroller





Instruction INC 2,X

Step 5. Executing the increment operation: Result = 39 + 1 = 3A



Step 6. Storing the result back to the memory address

Instruction 4 -- Increment & write cycles

Cycle-by-Cycle Execution:

Cycle	INC (IND,X)							
Cycle	Addr	R/W						
1	OP	6C	1					
2	OP + 1	ff	1					
3	FFFF	-	1					
4	X + ff	(X + ff)	1					
5	FFFF	-	1					
6	X + ff	result	0					

Dalhousie University

	Cycle-by	/-cycle Execution – Registe INC 2,X (IX = \$D4(er Transfer Nota 20)
E #	1	cycle first half	cycle second half
Code	FOP	BAR ← <pc> = \$C080</pc>	PC ← <pc> + 1 =</pc>
R/W	1		IR ← <bdr> = \$</bdr>
E #	2	cycle first half	cycle second half
2	תתכת	BAR ← <pc> = \$C081</pc>	¦ PC ← <pc> + 1</pc>
Code	FOFF		$ATMP_{LO} \leftarrow BDF$
R/W	1		ATMP _H ← \$00 ^(*)
F.#	3	cycle first half	· cycle second half
Code	CA	BAR < \$FFFF	discard ← <bdr></bdr>
R/₩	1	$ATMP_{L0} \leftarrow $	ATMP _{HI} ← \$D4 + \$
E#	4	cycle first half	cycle second half
Code	OD	BAR ← <atmp> = \$D402</atmp>	DTMP _{L0} ← <bd< td=""></bd<>
R/\overline{W}	1		
E#	s	cycle first half	cycle second half
Code	EXEC	BAR ← \$FFFF	discard $\leftarrow $
R/W	1		DTMPLO \leftarrow \$3A
E#	6	cycle first half	cycle second half
Code	OD	BAR ← <atmp> = \$D402</atmp>	BDR ← <dtmp< td=""></dtmp<>
R/\overline{W}	0		

0 ALU carry bit, modified as a result of low half 16-bit addition.

* computation (CA), which involves a 16-bit addition. ATMP is sign-extended in preparation for next cycle address

for the high half 16-bit addition, in this case with IX_{HI}. In cases like this of a positive 8-bit offset a \$00 byte is used

ATMP_H \leftarrow \$FF, instead of \$00. offset was the ALU sign extends ATMPLo (using its In cases of a signed 8-bit offset, such as in relative branch instructions, the ALU sign extends $ATMP_{LO}$ (using its MSB, B_7). For instance if the 20_d, ie. \$EC, the For +20_d, ie. \$14, ATMP_H \leftarrow \$00 is still used high byte to be added would be \$FF,

Philips Semiconductors

Product specification

3-to-8 line decoder/demultiplexer; inverting

74HC/HCT138

FUNCTION TABLE

INPUTS					OUTPUTS								
Ē1	Ē ₂	E ₃	A ₀	A ₁	A ₂	Ϋ́ ₀	\overline{Y}_1	\overline{Y}_2	\overline{Y}_3	\overline{Y}_4	\overline{Y}_5	\overline{Y}_6	Ϋ́ ₇
H X X	X H X	X X L	X X X	X X X	X X X	H H H	H H H	H H H	H H H	H H H	H H H	H H H	H H H H
	L L L	H H H H	L H L H	L L H H		L H H H	H L H H	H H L H	H H L	H H H H H	H H H H H	H H H H	ттт
	L L L	H H H	L H L H	L L H H	H H H H	тттт	H H H H	ннн	H H H H	L H H H	H L H H	T T L T	H H L

Notes

1. H = HIGH voltage level

L = LOW voltage level

X = don't care




Memory Module Allocation using the Decoder

- Lines $A_{12} A_0$ are used to address the 8K = 2¹³ locations in the module • Lines $A_{15} - A_{13}$ specify location of memory module in the address space
 - <u>Active</u> $A_{15} - A_{12}$ <u>Pin</u> <u>Min</u> – <u>Max</u> Address Range $A_{\underline{15}\,\underline{14}\,\underline{13}\,\underline{12}}$ $\underline{11}\,\underline{10}\,\underline{9}\,\underline{8}\,\underline{\cdot}\,\underline{\cdot}\,\underline{1}\,\underline{0}$ $\overline{\mathsf{Y}}_{\mathsf{0}}$ 0000 - 0001 \$0000 - \$1FFF $000x x x x x \dots x x$ $\overline{\mathsf{Y}}_1$ 0010 - 0011 \$2000 – \$3FFF $001x x x x x \cdots x x$ $\overline{\mathsf{Y}}_2$ \$4000 - \$5FFF 0100 - 0101 $010x x x x x \cdots x x$ $\overline{Y}_{3} \\
 \overline{Y}_{4} \\
 \overline{Y}_{5}$ \$6000 - \$7FFF 0110 - 0111 $011x x x x x \cdots x x$ 1000 - 1001 \$8000 - \$9FFF 100x xxxx...xx1010 - 1011 101x x x x x ... x x \$A000 - \$BFFF $\overline{\mathsf{Y}}_{6}^{\circ}$ $\overline{\mathsf{Y}}_{7}^{\circ}$ 1100 - 1101 \$C000 - \$DFFF \$E000 - \$FFFF 1110 - 1111 $111x x x x x \cdots x x$ *Note*: 8 memory modules 8K each could be allocated

in the 64K address space





M68HC11 Microcontroller







Jose A. Gonzalez-Cueto





Dalhousie University

Jose A. Gonzalez-Cueto









Drawing a Timing Diagram

- 1. Identify the Cycle Type
 - a) EPROM Read,
 - b) RAM Read, OR
 - c) RAM Write.
- 2. Find the Chip driving the AD_{7-0} lines
 - a) Address phase : HC11,
 - b) Data phase : HC11, EPROM or RAM.
- 3. Include hex values for each bus
 - i.e. $A_{15} A_8$,
 - $AD_7 AD_0$, and
 - The 373 Latch Output $(A_7 A_0)$.











Parallel-to-Serial Conversion









RS-232 Standard Establishes

- Electrical,
- Mechanical,
- Functional, and
- Procedural Specifications

for the communication interface between

A Computer (or DTE $^{\left(1\right)}$) and a Modem (or DCE $^{\left(2\right)}$).

⁽¹⁾ Data Terminal Equipment, ⁽²⁾ Data Communication Equipment

SCI Unit Registers

Name	Address Description	
BAUD	\$102B	Sets Line Speed (Baud Rate)
SCCR1	\$102C	Control Register 1
SCCR2	\$102D	Control Register 2
SCSR	\$102E	Status Register
SCDR	\$102F	Data Register (for both rx & tx)



BAUD Register (Continued)

For a Highest Baud Rate of 9,600 Baud (SCP₁ = SCP₀ = 1)

SCR ₂	SCR ₁	SCR₀	Division Factor	Selected Baud Rate
0	0	0	1	9,600 Baud
0	0	1	2	4,800 Baud
0	1	0	4	2,400 Baud
0	1	1	8	1,200 Baud
1	0	0	16	600 Baud
1	0	1	32	300 Baud
1	1	0	64	150 Baud
1	1	1	128	75 Baud

BAUD Register (Continued)

Example: Write a program segment in assembler to set the SCI unit baud rate equal to 2400 baud.

From previous tables we need

staa

 $B_5 B_4 = 1 1$, and $B_2 B_1 B_0 = 0 1 0$

BAUD equ \$102B ; Register address

BAUD2400 equ %00110010 ; Control byte

ldaa #BAUD2400

BAUD ; Setting line speed to 2400 baud











Asynchronous Serial Comm





TDRE Flag

SET \Rightarrow the SCI tx unit is ready to accept a new char from the CPU CLEAR \Rightarrow the TDR is still full,

the SCI unit needs time to transmit and avoid Over-Run

Example: Check whether the CPU can send a new char to the SCI without overwriting the last one sent

; Address De	finitions		
SCSR	equ	\$102E	; Status register address
; Constant De	efinition	S	
TDRE	equ	\$80	; Mask for TDRE flag in SCSR
; Instructions			
	Idab	SCSR	; ACCB \leftarrow SCSR
	andb	#TDRE	; Is the TDRE flag SET?
	bne	SendChar	; If YES goto send next char

RDRF Flag

SET \Rightarrow the SCI rx unit has a new char ready for the CPU to read CLEAR \Rightarrow the RDR is empty, no char is available to be read from SCI

Example: Check whether a new char is ready at the SCI for the CPU to pick up

; Address Definitions							
SCSR	equ	\$102E	; Status register address				
; Constant De	efinitions	5					
RDRF	equ	\$20	; Mask for RDRF flag in SCSR				
; Instructions							
	ldab	SCSR	; ACCB \leftarrow SCSR				
	andb	#RDRF	; Is the RDRF flag SET?				
N	bne	ReadChar	; If YES goto read next char				

Polling Method .- Transmission

1 Enable the SCI tx: Making TE = 1	Example:	ldaa oraa staa	SCCR2 #\$08 SCCR2
2 Read SCSR (hardware requisite)		ldab	SCSR
3 Write data to be tx to the SCDR	Example:	ldaa staa	Data SCDR
Sending a stream of chars			

- 4.- Check SCSR until the TDRE flag is Set
- 5.- When TDRE = '1', next char is written to SCDR
- 6.- Back to Step 3, cycle repeats until last char is sent to SCI for tx.

Polling Method .- Reception

- 1.- Enable the SCI rx: Making RE = 1Example:IdaaSCCR2oraa#\$04staaSCCR2
- 2.- Check SCSR periodically until the RDRF flag is Set
- 3.- When RDRF = '1', next char is read from SCDR, e.g. Idaa SCDR
- 4.- Some processing is done if required
- 5.- Back to Step 2, cycle repeats forever or until reception is finished.

Philips Semiconductors

Product specification

74HC/HCT74

Dual D-type flip-flop with set and reset; positive-edge trigger



FUNCTION TABLE

INPUTS				OUTPUTS	
$\overline{\mathbf{S}}_{D}$	R _D	СР	Q	Q	
L	н	Х	Х	Н	L
Н	L	X	X	L	н
L	L	X	X	Н	Н

INPUTS			OUTPUTS		
$\overline{\mathbf{S}}_{D}$	R _D	СР	D	Q _{n+1}	\overline{Q}_{n+1}
Н	Н	\uparrow	L	L	Н
Н	н	↑	н	н	L

Note

- 1. H = HIGH voltage level
 - L = LOW voltage level
 - X = don't care
 - ↑ = LOW-to-HIGH CP transition
 - Q_{n+1} = state after the next LOW-to-HIGH CP transition

Fig.4 Functional diagram.
equ

Directing SCI RxD pin PD₀ to the **MCU I/O port connector**

; Address Definitions

; A decode address for the FlipFlop \$5000

; Constant Definitions

Byte2Write ; Bit 0 must be clear, $B_0 = 0$ \$00 equ

; Instructions

FFLOP

#Byte2Write ; ACCA \leftarrow 0, clra is an alternative ldaa FFLOP ; Switches PD_0 to Target System staa

Directing SCI RxD pin PD₀ to the RS-232 compatible Host Computer I/O port

; Constant Definitions

Byte2Write equ \$0F ; Bit 0 must be set, $B_0 = 1$

; Instructions

Dalhousia Un	ivoreitv	1/5	loso A. Gonzalaz-Cueto
		; to comm ; protocol	unicate over an RS-232 (with the PC in our case)
sta	a FFLOP	; Switches	PD ₀ to Host Comp I/O port
lda	a #Byte2Write	; ACCA \leftarrow	\$0F

MC6850 (ACIA) Register Selection

Register Select Input (RS)	R/W	Register Selected
1	0	Tx Data Register (TDR)
1	1	Rx Data Register (RDR)
0	0	Control Register (CR)
0	1	Status Register (SR)

Bibliography for Interrupts & the SCI unit

Textbook

- Section 2.1.3
- Section 2.2.2
- Section 2.3.1
- Section 3.9
- Sections 4.2.2, 4.2.3 & 4.3

HC11 Reference Manual (Pink Book)

- Section 5.5 Interrupt Process
- Section 9.5.2 Interrupts & Status Flags (SCI tx)
- Section 9.6.4 Receive Status Flags & Interrupts

Interrupt Acknowledgement Procedure

- 1. Main program execution is suspended
- 2. Program state is saved to the stack
- 3. PC \leftarrow Interrupt Vector of highest priority interrupt pending
 - Execution continues at this address
- 4. ISR is concluded with an **RTI** instruction
 - Program state, *ie.* all CPU registers are restored
 - $PC \leftarrow Return Address$,

where execution of main program resumes

Example of SCI Interrupt Service Routine (ISR)

Dalhousie University			149Jose A. Gonzalez-Cueto
	rti		; Return from ISR
	• •		Service reception
SCI_rx_isr	ldaa	SCDR	; Read available char from SCI
	• •		Check / service causes other than RDRF, or just branch to rti at the end
	bne	SCI_rx_i	isr ; If YES goto service rx
	bita	#RDRF	; Is there a new available char?
; Instruction SCI isr	ns Idaa	SCSR	; ACCA \leftarrow SCSR (SCI status)
; Constant RDRF	Definition equ	s \$20	; Mask for RDRF flag in SCSR
		φτυζι	, Dala register address
; Address [SCSR SCDR	Definitions equ	\$ \$102E \$102E	; Status register address

150	

Jose A. Gonzalez-Cueto

INTERRUPT VECTOR	FIELD
Serial Communications Interface (SCI)	\$00C4-\$00C6
Serial Peripheral Interface (SPI)	\$00C7-\$00C9
Pulse Accumulator Input Edge	\$00CA-\$00CC
Pulse Accumulator Overflow	\$00CD-\$00CF
Timer Overflow	\$00D0-\$00D2
Timer Output Compare 5	\$00D3-\$00D5
Timer Output Compare 4	\$00D6-\$00D8
Timer Output Compare 3	\$00D9-\$00DB
Timer Output Compare 2	\$00DC-\$00DE
Timer Output Compare 1	\$00DF-\$00E1
Timer Input Capture 3	\$00E2-\$00E4
Timer Input Capture 2	\$00E5-\$00E7
Timer Input Capture 1	\$00E8-\$00EA
Real Time Interrupt	\$00EB-\$00ED
IRQ	\$00EE-\$00F0
XIRO	\$00F1-\$00F3
Software Interrupt (SWI)	\$00F4-\$00F6
Illegal Opcode	\$00F7-\$00F9
Computer Operating Properly (COP)	\$00FA-\$00FC
Clock Monitor	\$00FD-\$00FF

Example of EVB Jump Table Update for SCI

```
; Address Definitions
SCI_JMPTBL1 equ $00C4 ; JMP OpCode Address in Table for SCI
SCI JMPTBL2 equ $00C5 ; Start of Jump Address in Table for SCI
; Constant Definitions
JMPOpCode equ $7E ; OpCode for JMP instruction
; Instructions
               Idaa #JMPOpCode ; ACCA \leftarrow JMP OpCode
               staa SCI JMPTBL1 ; Storing OpCode to table
               Idx #$C400 ; IX \leftarrow SCI ISR address
               stx SCI_JMPTBL2 ; Storing Jump Address to table
                                 Other initialization instructions
               aorg $C400 ; Code to follow loaded at $C400
               <1<sup>st</sup> Instruction of SCI ISR>
SCI isr
```

Timer System Functions & Port A Pins



M68HC11 Timer System



Selecting the Free-running Counter Frequency (for an E-clock freq = 2 MHz)

PR ₁	PR ₀	Prescale Factor	Counter Updates Every	Counter Clock Freq
0	0	1	500 ns	2 MHz
0	1	4	2 µs	0.5 MHz
1	0	8	4 μs	250 KHz
1	1	16	8 µs	125 KHz

Dalhousie University



Example - Updating TOC₂ for a 1.5ms interval (Counter clock = 2MHz)





Dalhousie University







Example .	- Pulse	Width Measure	ment using TIC3 (PA ₀)	
CTLBYTE1 CTLBYTE2	equ equ	%00000001; %00000010;	Rising edge Falling edge	
	ldaa staa < Ed	# CTLBYTE1 TCTL2 geFlag ← Rising	>	
Part of ISR or Successful Polling	- If Edg Idd std < Edg Idaa staa	eFlag == Rising TIC3 FirstEdge geFlag ← Falling #CTLBYTE2 TCTL2	? ; Enable falling ; edge detection	



Using IC Timer Interrupts:

1) Set the EVB jump vector for the corresponding IC function

2) Enable TIC Function in TCTL2

3) Enable local interrupt mask IC_xI

4) Enable global interrupt mask (I-flag in CCR)

Example:

Enabling interrupts from TIC3 (Step 3 above)

TMSK1
IC3I
equequ\$1022
%0000001; Address of TMSK1 register
; IC3I MaskConstant
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic
ic<





Example .- Generating a 2 sec Square Wave (cont'd)

- TOC2_init (1) < Counter $\leftarrow 0 >$
 - (2) Set PA₆ logic to toggle its value with the next TOC2 successful compare
 - (3) Set up TOC2 interrupt vector (e.g. EVB jump table)
 - (4) Clear OC2F
 - (5) Enable TOC2 interrupts
 i.e. OC2I ← 1







Dalhousie University

Jose A. Gonzalez-Cueto





Parallel I/O Comm

I/O Transfer Synchronization

The role of an I/O interface unit

- 1. Synchronizing data transfer between CPU and I/O interface unit.
- 2. Synchronizing data transfer between I/O interface and I/O device.



Synchronizing the Microprocessor CPU and the I/O Interface Unit

The polling method

- 1. for **input** -- the CPU checks a status bit of the interface unit to find out if the interface unit has received new data from the input device.
- 2. for **output** -- the CPU checks a status bit of the interface unit to find out if it can send new data to the interface unit.

The interrupt-driven method

- 1. for **input** -- the interface unit interrupts the CPU whenever it has received new data from the input device.
- 2. for **output** -- the interface unit interrupts the CPU whenever it can accept new data from the CPU.

Synchronizing the I/O Interface Unit and I/O Devices

Brute-force method -- useful when the data timing is unimportant

- 1. for **input** -- nothing special is done. The CPU reads the interface unit and the interface unit returns the voltage levels on the input port pins to the CPU.
- 2. for **output** -- nothing special is done. The interface unit places the data that it received from the CPU directly on the output port pins.

<u>The strobe method</u> -- a strobe signal is used to indicate that data are stable on I/O port pins

- 1. for **input** -- the interface unit latches the data into its data register using the strobe signal.
- 2. for **output** -- a) the interface unit places the data received from the CPU on the output port pins and asserts the strobe signal.

b) the output device latches the data using this strobe signal.

Synchronizing the Interface Unit and I/O Devices (cont'd)

The handshake method -- used when timing is crucial

- For input and output,
 - Two handshake signals are used to synchronize the data transfer:
 - 1. One signal, call it H1, is asserted by the interface unit.
 - 2. The other signal, call it H2, is asserted by the I/O device.
- Two handshake modes are available -- *pulse* mode and *interlocked* mode.

Input Handshake Protocol

Step 1. The interface unit asserts (or pulses) H1 to indicate its intention to input data.

- **Step 2**. The input device puts data on the data port pins and also asserts (or pulses) the handshake signal H2.
- Step 3. The interface unit latches the data and de-asserts H1.

After some delay, the input device also de-asserts H2.



Output Handshake Protocol

- Step 1. The interface unit places data on the port pins and asserts (or pulses) H1 to indicate that it has valid data to be output.
- Step 2. The output device latches the data and asserts (or pulses) H2 to acknowledge the receipt of data.
- Step 3. The interface unit de-asserts H1 following the assertion of H2. The output device then de-asserts H2.







Simple Strobe Mode - Input (Port C)

- Bit 1 of the PIOC register (EGA) selects the active edge of the STRA pin.
- Reading PORTC register returns the current values on Port C pins.
- Reading PORTCL register returns Port C values latched with last STRA active edge.
- When enabled (STAI = '1'), the active edge of the STRA signal will request an interrupt to the CPU.
- The STRA interrupt vector is at \$FFF2:FFF3 (same as for \overline{IRQ} pin).
- STAF clearing sequence:
 - 1. Read PIOC register.
 - 2. Read PORTCL register.
Simple Strobe Mode - Output (Port B)

The strobe signal STRB is pulsed for two E clock cycles each time there is a write to port B.





Port C Input Handshake Protocol

- STRA is a **valid** data latch command asserted by the input device (active edge is rising in previous figure).
- STRB is an acknowledge/ready output driven by the 68HC11 (active high in figure).
- When ready for accepting new data, the HC11 asserts (or pulses) STRB pin.
- The input device places data on port C pins and asserts the STRA signal.
 - 1) The active edge of STRA latches data into the PORTCL register,
 - 2) Sets the STAF flag in PIOC register, and
 - 3) De-asserts the STRB signal.
 - The de-assertion of STRB inhibits the external device from strobing new data into port C.
 - New data can be applied on port C pins once the CPU reads PORTCL.
- STAF clearing sequence:
 - 1. Read PIOC register.
 - 2. Read PORTCL register.



Port C Output Handshake Protocol

- **STRA** is an **acknowledge** input (driven by the external device)
- **STRB** is a **valid** data or data ready output (driven by the 68HC11)
- In the figure, STRA activates with rising edge and STRB is active high.

Protocol sequence:

(a) The 68HC11 writes data into PORTCL and then asserts **STRB** to indicate that there are **valid** data on port C pins.

(b) The external device then asserts **STRA** to **acknowledge** the receipt of data which will then cause STRB to be de-asserted and the STAF flag to be set.

(c) After the de-assertion of STRB, STRA is also de-asserted.

- STAF clearing sequence:

1. Read PIOC register.

2. Write PORTCL register.

ECED 3204. Microprocessors

Code Example using Simple Strobe I/O							
; Addresses PIOC PORTB PORTCL	equ equ equ	\$1002 \$1004 \$1005	; Address for the Parallel I/O Control register ; Address for Port B data register ; Address for Port C Latched data register				
; Constants BITMASK	equ	\$80	; Bit mask for STAF flag in PIOC register				
; Program Coc	le						
org	\$C00	00	; To be loaded at \$C000				
loop bita beq ldab stab bra end	#BITMASK PIOC loop PORTCL PORTB loop		 ; ACCA ← STAF bit mask ; Is STAF Set? ; If NOT loop back & wait until it is ; If YES, ACCB ← data latched in PORTCL ; Sending latched value just read to Port B ; Branch back and keep polling STAF for ; next valid input data in Port C. 				

Dalhousie University

ECED 3204. Microprocessors

Parallel I/O Comm



		С	ode f	or Servi	icing the External Input Port		
PSTATUS PDATA BUF_START BUF_END		equ equ equ equ	\$8000 \$8001 \$D000 \$D0FF	; Port Status Address ; Port Data Address ; Start of Buffer ; Last element in Buffer			
		org	\$C00	00	; Start of code		
PO	POLL Idaa Idx POLL Idaa and beq Idaa staa inx cpx bls swi		PDATA #BUF_START PSTATUS #%01000000 POLL PDATA 0,X #BUF_END POLL		 ; Dummy read to clear port status ; Initialize IX pointer ; Get current status ; Check B₆ by masking other bits ; If status is still zero keep polling ; If NOT, get data from port ; Store it in Buffer using IX pointer ; Update Buffer pointer ; Check if Buffer end has been reached ; If NOT, go back wait for new data from port ; If YES, exit to BUFFALO 		
		end					
Dalhousie University				ity	188 Jose A. Gonzalez-Cueto		

	Altern	ative to	define	e Buffer space			
	org	\$D000	; Start	t of Buffer			
BUF_START BUF_END	ds ds	!255 1	; One ; Last	element less than total space element (to allow labeling it)			
Alternative check for program end							
	• •						
	staa cpx beq inx bra	0,X #BUF_I DONE POLL	END	 ; Store it in Buffer using IX pointer ; Check if last element written ; If YES, finish program ; If NOT, update Buffer pointer & ; Go back wait for new data from port 			
DONE	swi			; Exit to BUFFALO			
Dalhousie	Univers	ity		189 Jose A. Gonzalez-Cueto			