



User Manual,  
PCIe x16 Gen 2 Expansion Kit  
OSS-KIT-EXP-9000-2M

# Table of Contents

## 1. Overview

1.a. Description .....	3
------------------------	---

## 2. Component Identification

2.a. Host cable adapter .....	4
2.b. Target adapter .....	4
2.c. Specifications .....	5
2.d. OSS 2-slot backplane .....	5

## 3. Installation Instructions

3.a. Installing the adapter kit .....	6
3.b. Using the 2-slot backplane .....	6
3.c. Using any third party device .....	6
3.d. Removing PCIe cable .....	7

## 4. Technical Information

4.a. Signal Adjustment .....	8
4.b. Pin assignments .....	9

## 5. Ordering Information.....15

## 1.a. Description

The PCIe x16 Gen 2 expansion kit is used to extend the PCI Express bus from a host server to an external PCIe I/O board. The host adapter card inserts into a PCIe slot of the server. It then cables to a downstream target adapter card. The target adapter card inserts in the OSS Gen 2, 2-slot backplane. The I/O board then inserts in the other slot of the backplane.

The host adapter installs in the PCIe x16 slot of the host motherboard. It then cables to the target adapter card and installs in the appropriate slot of the 2-slot backplane. A third party I/O card installs in the second slot of the 2-slot backplane. The I/O card then appears to the host system as host of that system.


Gen 2 products operate at 5Gb/s per lane, or twice the bandwidth of Gen 1 products. Therefore, PCIe x16 Gen 2 products operate at 20Gb/s when inserted in a 16 slot.



# 2. Component Identification



## 2.a. Host cable adapter

The host adapter inserts into the host computer's PCIe x16 slot. The host cable adapter (Part # OSS-PCIe-HIB25-x16-H) allows communication between a processor and an I/O point.



## 2.b. Target cable adapter

The target adapter (Part# OSS-PCIe-HIB25-x16-T) inserts into the slot closest to the ATX power connector of the 2-slot backplane.




## 2.c. HIB25 x16 Specification

Electrical/Mechanical Specifications	
Form Factor:	PCIe x16 add-in card
Dimensions (H x L):	6.125 x 2.75 inches
Front Panel Connectors:	One PCIe x16 cable connector
Front Panel Indicators:	Power On / Cable Present LEDs
Power Consumption (designed to meet the following conditions) 3.75W typical, 3.3@1.3A	
Operating Environment (designed to meet the following conditions)	
Temperature Range:	0° to 50°C (32° to 122°F)
Relative Humidity:	10 to 90% non-condensing
Shock:	30g acceleration peak (11ms pulse)
Vibration:	5-17 Hz 0.5" double amplitude displacement; 7-2000Hz, 1.5g acceleration.
Redriver: Pericom PI2EQX5804	
Agency Compliance: UL60950.FCC Class B, CE safety and emissions	

## 2.d. OSS 2-slot backplane

The 2-slot backplane can be installed in a separate enclosure to support the target adapter and an I/O card.  
 Note: See section 4 Technical Information for slot pin outs.




# 3. Installation Instructions

## 3.a. Installing Adapter Kit

- 1) Insert the upstream host cable adapter into an appropriate PCIe slot of the host computer.

## 3.b. When using with the 2-slot Backplane:

- 2) Insert the downstream target cable adapter into the PCIe slot closest to the white ATX power connector, labeled TARGET on the 2-slot backplane.
- 3) Connect the 2-slot backplane to an ATX power supply separate from the host system power supply. Note: Sometimes an external load is necessary for ATX power supplies to regulate properly. (I.e. – connecting hard drive power)
- 4) Insert the PCI add-in board in the ENDPOINT slot on the 2-slot backplane.
- 5) Connect the PCIe cable to both the upstream and the downstream cable adapters.





- 6) Turn on the power supply to the 2-slot backplane. The 3V aux LED will light. NOTE: The power supply and 2-slot backplane will not power up at this time.
- 7) Turn on the host system. Signals across the PCIe cable will cause the 2-slot backplane to power up. The power and cable LEDs on the upstream and downstream cable adapters will light.

## 3.c. When using with any third party device:

- 1) Install the downstream board into the appropriate PCIe slot.
- 2) Connect the external power source (separate from the host system power supply) to the downstream device if necessary.
- 3) Connect the PCIe cable to both the upstream host adapter and the downstream device.

## 3.d. Removing PCIe cable:

- 1) To remove PCIe cable pull back on green thumb tab to release metal pins and gently separate.



## 4. Technical Information

The transmit and receive signals on the OSS-HIB25-x16 are driven and conditioned by Pericom redriver chips. Adjustments can be made to equalization, de-emphasis and output swing. These controls are factory set by the use of zero Ohm resistors. In the following tables a 0 indicates that a zero Ohm resistor has been installed and a 1 indicates no resistor. In rare cases, mostly where non-OSS equipment is used with the HIB25-x16, these adjustments may need to be changed. The following tables are made available for this purpose. It is highly recommended to contact OSS customer support before making changes to these settings.

### 4.a. Signal Adjustment

Equalizer Selection

SEL_2[A:D]	SEL_1[A:D]	SEL_0[A:D]	@1.25GHZ	@2.5GHZ	
0	0	0	0.5dB	1.2dB	Edge Default
0	0	1	0.6dB	1.5dB	
0	1	0	1.0dB	2.6dB	
0	1	1	1.9dB	4.3dB	
1	0	0	2.8dB	5.8dB	Cable Default
1	0	1	3.6dB	7.1dB	
1	1	0	5.0dB	9.0dB	
1	1	1	7.7dB	12.3dB	

Output Swing Control

S_1[A:D]	S_0[A:D]	Swing (Diff. VPP)	
0	0	1V	Cable Default
0	1	0.5V	
1	0	0.7V	Edge Default
1	1	0.9V	

De-emphasis Adjustment

D2_[A:D]	D1_[A:D]	D0_[A:D]	De-emphasis	
0	0	0	0dB	SW=ON Default
0	0	1	-2.5dB	
0	1	0	-3.5dB	
0	1	1	-4.5dB	
1	0	0	-5.5dB	SW=OFF Default
1	0	1	-6.5dB	
1	1	0	-7.5dB	
1	1	1	-8.5dB	

## 4.b. Pin Assignments

### Connectors PCIe x16 Card Edge Connector

- The pins are numbered as shown with side A on the top of the centerline on the solder side of the board and side B on the bottom of the centerline on the component side of the board.
- The PCIe interface pins PETpx, PETnx, PERpx, and PERnx are named with the following convention: “PE” stands for PCIe high speed, “T” for Transmitter, “R” for Receiver, “p” for positive (+), and “n” for negative (-).
- Note that adjacent differential pairs are separated by two ground pins to manage the connector crosstalk.

### Pin-out for the PCIe x16 Card Edge Connector on the Host Cable Adapter


Pin #	Side B		Side A	
	Name	Description	Name	Description
1	N/C	N/C	PRSNT1#	Hot-Plug presence detect
2	N/C	N/C	N/C	N/C
3	N/C	N/C	N/C	N/C
4	GND	Ground	GND	Ground
5	NC	N/C	N/C	Not connected
6	N/C	N/C	JTAG3	TDI (Test Data Input)
7	GND	Ground	JTAG4	TDO (Test Data Output)
8	+3.3V	3.3 V power	N/C	Not connected
9	N/C	Not connected	N/C	Not connected
10	3.3Vaux	3.3 V auxiliary power	+3.3V	3.3 V power
11	N/C	N/C	PERST#	Fundamental reset
<b>Mechanical key</b>				
12	RSVD	Reserved	GND	Ground
13	GND	Ground	REFCLK+	Reference clock (differential pair)
14	PETp0	Transmitter differential pair, Lane 0	REFCLK	
15	PETn0		GND	Ground
16	GND	Ground	PERp0	Receiver differential pair, Lane 0
17	PRSNT2#	Hot-Plug presence detect	PERn0	
18	GND	Ground	GND	Ground
19	PETp1	Transmitter differential pair, Lane 1	RSVD	Reserved
20	PETn1		GND	Ground
21	GND	Ground	PERp1	Receiver differential pair, Lane 1
22	GND	Ground	PERn1	
23	PETp2	Transmitter differential pair, Lane 2	GND	Ground
24	PETn2		GND	Ground
25	GND	Ground	PERp2	Receiver differential pair, Lane 2
26	GND	Ground	PERn2	
27	PETp3	Transmitter differential pair, Lane 3	GND	Ground
28	PETn3		GND	Ground
29	GND	Ground	PERp3	Receiver differential pair, Lane 3
30	RSVD	Reserved	PERn3	
31	PRSNT2#	Hot-Plug presence detect	GND	Ground
32	GND	Ground	RSVD	Reserved



**Notes:**

- 1 Optional signals that are not implemented are to be left as no connects on the board side connector.
- 2 Reserved signals must be left as no connects on the board side connector.
- 3 Although support of CWAKE# is optional from the board side connector perspective, an allocated wire is mandated for the cable assembly.
- 4 Board side pin-out on both sides of the Link is identical. The cable assembly incorporates a null modem for the PCIe transmit and receive pairs.

**PCI Express x16 Connector Pin Assignment**



**PIN- out for the PCIe x16 Cable**

Designator	Description	Dimension (mm)	Tolerance (mm)
C01	Interface Width	28.40	±0.10
D01	Forward Edge of Plug to Forward Lower Tab	0.75	±0.13
D02	Slot Depth	6.79	±0.13
D04	Forward Lower Tab Width	25.53	±0.13
D06	Snout Length	28.31	±0.13
D07	Snout Width	34.44	+0.20/-0.05
D08	Latch Face Plane to Forward Edge of PCB	26.29	±0.20
D09	Plug Width	53.00	±0.05
D10	Plug Thickness	20.23	±0.13
D11	Top of Plug to Bottom of Snout	17.18	±0.13
D12	Side Rail Groove Length	27.60	±0.10
D13	Snout Thickness	9.99	+0.15/-0.05
D15	Thickness Top Forward Edge of Plug	0.80	±0.05
D16	Top of Rail Groove to Top of Tongue	6.83	+0.15/-0.05
D17	D17 Top of Snout to Top of Side Groove	2.50	±0.05
D18	Top of Side Groove to Centerline of Upper PCB	0.53	±0.13
D19	Side Rail Groove Width	2.05	±0.05
D21	Zone A Internal Width Rail Groove to Rail Groove	33.24	±0.05
D21	Zone B Internal Width Rail Groove to Rail Groove	32.74	±0.05
D23	Top of Side Groove to Centerline of Lower PCB	5.03	±0.13
D27	Latch Barb Spacing	17.50	±0.05
D28	Length of Zone A	21.54	±0.13
D29	Length of Zone B	5.00	±0.13
D30	Chamfer Width	0.30	±0.05
D31	Chamfer Length	1.00	±0.05
D32	Latch to Plug Body	1.60	±0.13
D33	Internal Plug Width	30.55	±0.10

D34	Chamfer Height	0.20	±0.05
D35	Chamfer Width	0.45	Min
D36	Pull Radius	4.00	±0.10
D37	Pull Inner Diameter	16.52	Min
D38	Pull Outer Diameter	23.02	Max
D39	Pull Centerline to Radius	13.97	±0.10
D40	Pull Centerline to Radius	20.67	±0.10
D41	Pull Centerline to Latch	63.57	±3.00
D42	Pull Thickness	1.25	Min
D43	Text Height - PCIe	2.70	Ref
D44	Text Height - x16	5.60	Ref

## Signal Descriptions

PETp(x)	PCI Express Transmit Positive signal of (x) pair.
PETn(x)	PCI Express Transmit Negative signal of (x) pair.
PERp(x)	PCI Express Receive Positive signal of (x) pair.
PERn(x)	PCI Express Receive Negative signal of (x) pair.
CREFCLK+/-	Cable REFERENCE CLock: Provides a reference clock from the host system to the remote system.
SB_RTN	Side Band ReTurN: return path for single ended signals from remote systems.
CPRSNT#	Cable PReSeNT: Indicates the presence of a device beyond the cable.
PWR	PoWeR: Provides local power for in-cable redriver circuits. Only needed on long cables. Power does not go across the cable.)
PWR_RTN	PoWeR ReTurN: Provides local power return path for PWR pins.
CWAKE#	Cable WAKE
CPERST#	Cable PCI Express Reset

## X16 Connector Pin Outs: Target Slot

Name	Pin #	Pin #	Name	
+12V	B1	A1	GND	
+12V	B2	A2	+12V	
+12V	B3	A3	+12V	
GND	B4	A4	GND	
SMCLK	B5	A5	NC	
SMDAT	B6	A6	REFCLK1+	
GND	B7	A7	REFCLK1-	
+3.3V	B8	A8	NC	
PS_ON#	B9	A9	+3.3V	
3.3Vaux	B10	A10	+3.3V	Mechanical Key
WAKE#	B11	A11	PERST#	
RSVD	B12	A12	GND	End of the
GND	B13	A13	REFCLK2+	x1

PETp0	B14	A14	REFCLK2-	Connector
PETn0	B15	A15	GND	
GND	B16	A16	PERp0	
PRSNT_X1#	B17	A17	PERn0	
GND	B18	A18	GND	
PETp1	B19	A19	RSVD	End of the x4 Connector
PETn1	B20	A20	GND	
GND	B21	A21	PERp1	
GND	B22	A22	PERn1	
PETp2	B23	A23	GND	
PETn2	B24	A24	GND	
GND	B25	A25	PERp2	
GND	B26	A26	PERn2	
PETp3	B27	A27	GND	
PETn3	B28	A28	GND	
GND	B29	A29	PERp3	
RSVD	B30	A30	PERn3	
PRSNT_X4#	B31	A31	GND	
GND	B32	A32	RSVD	
PETp4	B33	A33	RSVD	
PETn4	B34	A34	GND	
GND	B35	A35	PERp4	
GND	B36	A36	PERn4	
PETp5	B37	A37	GND	
PETn5	B38	A38	GND	
GND	B39	A39	PERp5	
GND	B40	A40	PERn5	
PETp6	B41	A41	GND	
PETn6	B42	A42	GND	
GND	B43	A43	PERp6	
GND	B44	A44	PERn6	
PETp7	B45	A45	GND	
PETn7	B46	A46	GND	
GND	B47	A47	PERp7	
PRSNT_X8#	B48	A48	PERn7	
GND	B49	A49	GND	
PETp8	B50	A50	RSVD	End of the x16 Connector
PETn8	B51	A51	GND	
GND	B52	A52	PERp8	
GND	B53	A53	PERn8	
PETp9	B54	A54	GND	
PETn9	B55	A55	GND	
GND	B56	A56	PERp9	
GND	B57	A57	PERn9	
PETp10	B58	A58	GND	
PETn10	B59	A59	GND	
GND	B60	A60	PERp10	
GND	B61	A61	PERn10	
PETp11	B62	A62	GND	
PETn11	B63	A63	GND	
GND	B64	A64	PERp11	
GND	B65	A65	PERn11	
PETp12	B66	A66	GND	
PETn12	B67	A67	GND	
GND	B68	A68	PERp12	
GND	B69	A69	PERn12	

PETp13	B70	A70	GND
PETn13	B71	A71	GND
GND	B72	A72	PERp13
GND	B73	A73	PERn13
PETp14	B74	A74	GND
PETn14	B75	A75	GND
GND	B76	A76	PERp14
GND	B77	A77	PERn14
PETp15	B78	A78	GND
PETn15	B79	A79	GND
GND	B80	A80	PERp15
PRSNT_X16#	B81	A81	PERn15
RSVD	B82	A82	GND

### Endpoint Slot

Pin #	Name	Pin #	Name	
B1	+12V	A1	GND	
B2	+12V	A2	+12V	
B3	+12V	A3	+12V	
B4	GND	A4	GND	
B5	SMCLK	A5	NC	
B6	SMDAT	A6	REFCLK2+	
B7	GND	A7	REFCLK2-	
B8	+3.3V	A8	NC	
B9	NC	A9	+3.3V	
B10	3.3Vaux	A10	+3.3V	Mechanical Key
B11	WAKE#	A11	PERST#	
B12	RSVD	A12	GND	
B13	GND	A13	REFCLK1+	
B14	PERp0	A14	REFCLK1-	
B15	PERn0	A15	GND	
B16	GND	A16	PETp0	
B17	PRSNT_X1#	A17	PETn0	End of the x1 Connector
B18	GND	A18	GND	
B19	PERp1	A19	RSVD	
B20	PERn1	A20	GND	
B21	GND	A21	PETp1	
B22	GND	A22	PETn1	
B23	PERp2	A23	GND	
B24	PERn2	A24	GND	
B25	GND	A25	PETp2	
B26	GND	A26	PETn2	
B27	PERp3	A27	GND	
B28	PERn3	A28	GND	
B29	GND	A29	PETp3	
B30	RSVD	A30	PETn3	
B31	PRSNT_X4#	A31	GND	End of the x4 Connector
B32	GND	A32	RSVD	
B33	PERp4	A33	RSVD	
B34	PERn4	A34	GND	
B35	GND	A35	PETp4	
B36	GND	A36	PETn4	End of the x8 Connector
B37	PERp5	A37	GND	

B38	PERn5	A38	GND	
B39	GND	A39	PETp5	
B40	GND	A40	PETn5	
B41	PERp6	A41	GND	
B42	PERn6	A42	GND	
B43	GND	A43	PETp6	
B44	GND	A44	PETn6	
B45	PERp7	A45	GND	
B46	PERn7	A46	GND	
B47	GND	A47	PETp7	
B48	PRSNT_X8#	A48	PETn7	
B49	GND	A49	GND	
B50	PERp8	A50	RSVD	
B51	PERn8	A51	GND	
B52	GND	A52	PETp8	
B53	GND	A53	PETn8	
B54	PERp9	A54	GND	
B55	PERn9	A55	GND	
B56	GND	A56	PETp9	
B57	GND	A57	PETn9	
B58	PERp10	A58	GND	
B59	PERn10	A59	GND	
B60	GND	A60	PETp10	
B61	GND	A61	PETn10	
B62	PERp11	A62	GND	
B63	PERn11	A63	GND	
B64	GND	A64	PETp11	
B65	GND	A65	PETn11	
B66	PERp12	A66	GND	
B67	PERn12	A67	GND	
B68	GND	A68	PETp12	
B69	GND	A69	PETn12	
B70	PERp13	A70	GND	
B71	PERn13	A71	GND	
B72	GND	A72	PETp13	
B73	GND	A73	PETn13	
B74	PERp14	A74	GND	
B75	PERn14	A75	GND	
B76	GND	A76	PETp14	
B77	GND	A77	PETn14	
B78	PERp15	A78	GND	
B79	PERn15	A79	GND	
B80	GND	A80	PETp15	
B81	PRSNT_X16#	A81	PETn15	
B82	RSVD	A82	GND	End of the x16 Connector

# 5 Ordering Information

OSS-KIT-EXP-9000-2M PCIe x16 Gen 2 expansion kit with PCIe x16 Gen 2 host cable adapter, PCIe x16 Gen 2 target cable adapter, PCIe 2-slot Gen 2 target backplane, and PCIe x16 2M cable.