

User Manual: 3rd Generation EPS (3UA)

Document No.: USM-25-01311

Issue: B

Date: 31/03/2014

Î,

 $\mathcal{S}_{\mathcal{S}}$

Registered in Scotland No. SC285287
at 123 St Vincent Street Glasgow G2 5EA

User Manual: 3rd Generation EPS (3UA)

Document Control

Revision Control

Acronyms and Abbreviations

Related Documents

User Manual: 3rd Generation EPS (3UA)

Issue: B Date: 31/03/2014 Page: 4 of 47

Table of Contents

User Manual: 3rd Generation EPS (3UA)

USM-25-01311 User Manual: 3rd Generation EPS (3UA)

1. INTRODUCTION

This document provides information on the features, operation, handling and storage of the 25- 01311 EPS, designed to integrate with a suitable battery and solar arrays to form a complete power system for use on a 3U CubeSat.

Figure 1-1 System Diagram

1.1 Additional Information Available Online

Additional information on CubeSats and Clyde Space Systems can be found at [www.clyde](http://www.clyde-space.com/)[space.com.](http://www.clyde-space.com/) You will need to login to our website to access certain documents.

1.2 Continuous Improvement

At Clyde Space we are continuously improving our processes and products. We aim to provide full visibility of the changes and updates that we make, and information of these changes can be found by logging in to our website: [www.clyde-space.com.](http://www.clyde-space.com/)

1.3 Document Revisions

In addition to hardware and software updates, we also update make regular updates to our documentation and online information.

USM-25-01311 User Manual: 3rd Generation EPS (3UA)

2. OVERVIEW

This is the third generation of Clyde Space CubeSat Electronic Power System, developed by our team of highly experienced Spacecraft Power Systems and Electronics Engineers.

The EPS3G incorporates a number of additional features over and above what is included in the second generation, building on the extensive heritage we have gained along with the experience of delivering over 300 units to wide ranging customers. The main new features include:

- 10 commandable power switches
- Improved over-current protection on power buses
- Addition of a 12V regulated bus as standard
- Solid State flight switches
- Additional telemetry information
- Communications reset timeout

As a result of the new features there is a requirement to alter the interfaces to the main CubeSat Kit header. Further detail on the new features and interfaces can be found in this user manual.

Clyde Space is the World leading supplier of power system components for CubeSats. We have been designing, manufacturing, testing and supplying batteries, power system electronics and solar panels for space programmes since 2006. Our customers range from universities running student led missions, to major space companies and government organisations.

3. MAXIMUM RATINGS(1)

Table 3-1 Max Ratings of the 25-01311

(1) Stresses beyond those listed under maximum ratings may cause permanent damage to the EPS. These are the stress ratings only. Operation of the EPS at conditions beyond those indicated is not recommended. Exposure to absolute maximum ratings for extended periods may affect EPS reliability

(2) De-rating of power critical components is in accordance with ECSS guidelines.

Vibration **To a Community Contract Community Community Community Community Community Community Community Community**

4. ELECTRICAL CHARACTERISTICS

Table 4-1 Performance Characteristics of the EPS

5. HANDLING AND STORAGE

The EPS requires specific guidelines to be observed for handling, transportation and storage. These are stated below. Failure to follow these guidelines may result in damage to the units or degradation in performance.

5.1 Electro Static Discharge (ESD) Protection

The EPS incorporates static sensitive devices and care should be taken during handling. Do not touch the EPS without proper electrostatic protection in place. All handling of the system should be done in a static dissipative environment.

5.2 General Handling

The EPS is robust and designed to withstand flight conditions. However, care must be taken when handling the device. Do not drop the device as this can damage the EPS. There are live connections between the battery systems and the EPS on the CubeSat Kit headers. All metal objects (including probes) should be kept clear of these headers.

Gloves should be worn when handling all flight hardware.

Flight hardware, which will be delivered conformally coated, should only be removed from packaging in a class 100000 (or better) clean room environment.

5.3 Shipping and Storage

The devices are shipped in anti-static packaging, enclosed in a hard protective case. This case should be used for storage. All hardware should be stored in anti-static containers at temperatures between 20°C and 40°C and in a humidity-controlled environment of 40-60%rh.

The shelf-life of this product is estimated at 5 years when stored appropriately.

6. MATERIALS AND PROCESSES

6.1 Materials Used

Table 6-1 Materials List

Table 6-2 Connector Headers

6.2 Processes and Procedures

All assembly is inspected to ESA Workmanship Standards; ECSS-Q-ST-70-08C and ECSS-Q-ST-70-38C.

7. SYSTEM DESCRIPTION

The Clyde Space 3U EPS is optimised for Low Earth Orbit (LEO). The EPS is designed for integration with spacecraft that have six or less body mounted solar panels (i.e. one on each spacecraft facet). The EPS can accommodate various solar panel configurations, and has been designed to be versatile; please consult our support team if you have specific requirements for connecting the EPS to your spacecraft.

The Clyde Space EPS connects to the solar panels via three independent Battery Charge Regulators (BCRs). These are connected with panels on opposing faces of the satellite connected to the same BCR (e.g. –X array and +X array are connected to BCR1, -Y and +Y to BCR2 and –Z and +Z to BCR3). In this configuration only one panel per pair can be directly illuminated at any given time, with the second panel providing a limited amount of energy due to albedo illumination. Each of the BCRs has an inbuilt Maximum Power Point Tracker (MPPT). This MPPT will track the dominant panel of the connected pair (the directly illuminated panel).

The output of the three BCRs are then connected together and, via the switch network, (described in Sectio[n 0\)](#page-13-1), supply charge to the battery, Power Conditioning Modules (PCMs) and Power Distribution Modules (PDMs).

The PCM network has an unregulated Battery Voltage Bus, a regulated 5V supply, a regulated 3.3V supply and a regulated 12V supply. In addition to the main buses there are 10 commandable power switches – 2x12V, 2xBATV, 3x5V and 3x3.3V. The EPS also has multiple inbuilt protection methods to ensure safe operation during the mission and a full range of EPS telemetry via the I^2C network. These are discussed in detail in Section[s 10](#page-30-0) an[d 11.](#page-32-0)

Figure 7-1 Array Configuration with Example Allocations

USM-25-01311 User Manual: 3rd Generation EPS (3UA)

7.1 System Overview

Figure 7-2 Function Diagram

7.2 Autonomy and Redundancy

All BCR power stages feature full system autonomy, operating solely from the solar array input and not requiring any power from the battery systems. This feature offers graceful degradation of the system as none of the BCRs depend on any other circuitry to operate correctly. Failure of all strings of the battery (any of the CS-SBAT2-xx range) will not damage the BCRs but, due to the MPPT, will result in an intermittent interruption on all power buses (approximately every 2.5 seconds). Failure of one battery on the CS-SBAT-20 or two batteries on the CS-SBAT2-30 will not damage the BCRs and the system can continue to operate with a reduced capacity of 10Wh.

The rest of the power system is a robustly designed single string.

7.3 Quiescent Power Consumption

All power system efficiencies detailed (for BCRs and PCMs) takes into consideration the associated low level control electronics. As such, these numbers are not included in the quiescent power consumption figures.

The I^2C node is the only circuitry not covered in the efficiency figures, and has a quiescent power consumption of ≈0.1W, which is the figure for the complete EPS.

7.4 Mass and Mechanical Configuration

The mass of the system is approximately 86g and is contained on a single PC/104 size card, compatible with the Cubesat Kit bus. Other versions of the EPS are available without the Cubesat Kit bus header.

Figure 7-3 Mechanical Diagram (note holes marked A are unused)

8. INTERFACING

The connector interfaces of the EPS are outlined in [Figure 8-1,](#page-15-1) including the solar array inputs, connection to the switch configuration, output of the power buses and communication to the I^2C node. In the following section it is assumed that the EPS will be integrated with a Clyde Space Battery (CS-SBAT2-10/20/30).

Figure 8-1 Clyde Space EPS and Battery Simplified Connection Diagram

The connector positions are described in [Table 8-1.](#page-15-2)

Table 8-1 Connector functions

8.1 Solar Array Connection

The EPS has six connectors for the attachment of solar arrays. This interface accommodates inputs from the arrays with temperature and sun detector telemetry for each.

Figure 8-2 Example Solar Array Configuration

HIROSE DP13-5P-1.25DSA(50) connector sockets are used on the EPS. These are labelled SA1A1- SA3B1. SA1A1-SA2B1 are routed to BCR1-BCR2 respectively. These BCRs are capable of interfacing to panels with between 4-8 triple junction solar cells in series. **Any arrays connected in parallel should have the same number of cells.**

SA3 routes to BCR3 and should be harnessed to the small arrays. The array lengths should be the same on joined panels, with 2 cells each.

	5
	4
⊃	3
	2

Figure 8-3 Solar Array Pin Numbering

Table 8-2 Pin out for Header SA1A

Table 8-3 Pin out for Header SA1B

Table 8-4 Pin out for Header SA2A

Table 8-5 Pin out for Header SA2B

 $\overline{}$

Table 8-6 Pin out for Header SA3A

Table 8-7 Pin out for Header SA3B

8.2 Solar Array Harness

Clyde Space supply harnesses (sold separately) to connect the solar panels to the EPS, comprising one Hirose DF13-5S-1.25C connected at the panel and one connector at the other connected at the EPS. Clyde Space standard solar arrays use Hirose DF13-5P-1.25H as the interface connector to the harness.

8.3 Temperature Sensing Interface

Temperature sensing telemetry is provided for each solar array connected to the EPS. A compatible temperature sensor (LM335AM) is fitted as standard on Clyde Space solar arrays (for non-Clyde Space panels refer to Section [8.4\)](#page-19-2). The output from the LM335AM sensor is then passed to the telemetry system via on board signal conditioning. Due to the nature of the signal conditioning, the system is only compatible with zener based temperature sensors i.e. LM335AM or equivalent. Thermistor or thermocouple type sensors are incompatible with the conditioning circuit.

The conditioning circuit shown in **[Figure 8-2](#page-16-1)** is biased by 5V. There is also a voltage divider to ensure the voltage output of the temperature sensor (V_{TEMP}) is conditioned to an acceptable voltage for the ADC circuit.

$$
V_{ADC} = 0.787 \times V_{TEMP}
$$

In the case of the LM335AM the output voltage varies with temperature as follows:

$$
V_{TEMP} = 0.01 \times (TEMP({}^{\circ}C) - 273.15)
$$

Hence the Voltage at the input of the ADC is:

$$
V_{ADC} = 0.787 \times 0.01 \times (TEMP(^{\circ}\text{C}) - 273.15)
$$

As the ADC is a 10bit converter, referenced to 3V, the ADC counts can be calculated as follows:

$$
V_{ADC} = \frac{3}{1023} \times Count_{ADC}
$$

Combining the two equations for V_{ADC} above we get:

$$
0.787 \times 0.01 \times (TEMP(^{\circ}\text{C}) + 273.15) = \frac{3}{1023} \times Count_{ADC}
$$

$$
TEMP(^{\circ}\text{C}) = 0.3724 \times Count_{ADC} - 273.15
$$

8.4 Non-Clyde Space Solar Arrays

When connecting non-Clyde Space solar arrays care must be taken with the polarity. Cells used should be of triple junction type. If other cells are to be interfaced please contact Clyde Space.

8.5 CubeSat Kit Compatible Headers

Connections from the EPS to the bus of the satellite are made via the CubeSat Kit compatible headers H1 and H2, as shown in [Figure 8-4.](#page-20-1)

Figure 8-4 CubeSat Kit Header Schematic

Issue: B Date: 31/03/2014 Page: 22 of 47 Helix Building, WSSP, Glasgow G20 0SP, UK

8.6 Cubesat Kit Header Pin Out

Table 8-8 Pin Descriptions for Header H1 and H2

USM-25-01311 User Manual: 3rd Generation EPS (3UA)

8.7 Flight Switches

The Flight Switches provide a method of isolation of the BCRs and battery from the satellite power buses during storage, transportation and launch.

There are two standard types of flight switches used on CubeSat missions: remove before flight switches and separation switches.

All switches are implemented using solid state switch designs. This means that only a signal current is passed through the physical switches, so high power rated physical switches are not required.

Activation Sequence

In order to satisfy true dead launch configuration and zero current draw in the launch vehicle the activation sequence of the separations switches is as follows:

- Remove RBF Connection
- Remove Separation Switch connection on either J1 or J2
- Apply Power to the input of the BCR

[Table 8-9](#page-22-1) shows the truth table for operation of the flight switches, assuming power is available on both Battery Voltage and BCR input is applied. (Note: The flight switches will not activate correctly until BCR power is applied).

Table 8-9 Flight Switch Configuration Truth Table

Remove Before Flight Switch

The Remove Before Flight Switch allows a physical interface to isolate the battery from the Buses during ground testing, storage transportation and integration.

On the EPS there are two methods of interfacing to the RBF switch.

- via the dedicated RBF Connector J3
- the second is via the CubeSat Kit header H2, pins 37-38 and any ground pins.

In both instances shorting the connections together will isolate the battery from the circuit. Removal of this connection will connect the battery to the system.

Figure 8-5 Remove Before and Separation Switch Flight Switch Configuration (using example GND pins)

USM-25-01311 User Manual: 3rd Generation EPS (3UA)

Table 8-10 Pin out for Header J3

Separation Switch

As standard the board is configured for one separation switch. In this case either J1 or J2 can be used for separation switch connection. If two separation switches are to be used please contact Clyde Space.

The Separation Switch isolates the BCRs and battery from the Satellite power buses effectively switching the satellite off. Normally a structure will have one or two foot-switches. When in the launch vehicle the switch will be compressed and the satellite will remain off - usually a requirement of the launch provider. When the satellite is deployed the Separation Switch is depressed and the BCRs and battery are connected to the satellite buses and operations commence. The EPS has two separation circuits - one for each possible physical switch. These switches are set up to have an "OR" configuration - only one switch need activate for the satellite to become operational.

There are two methods of interfacing to the Separation switches. The first is via the dedicated SepSw Connectors and the second is via the CubeSat Kit header H2, pins 39 for SepSw1 and H2 pin 40 for SepSw2 and the Ground pins on H2 pins 29,30,32. In both instances shorting the connections together (SepSw connector pins together, H2.40 to H2.29,30,32 or H2.41 to H2.29,30,32) will isolate the BCR and battery from the system. Removal of these connections will connect the BCR and battery to the system.

Table 8-11 Pin out for Header J1

Table 8-12 Pin out for Header J2

8.8 Battery connection

Connection of the battery systems on the 3U EPS is via the CubeSat kit bus. Ensure that the pins are aligned, and located in the correct position, as any offset can cause the battery to be shorted to ground, leading to catastrophic failure of the battery and damage to the EPS. **Failure to observe these precautions will result in the voiding of any warranty.**

When a battery board is connected to the CubeSat Kit header, there are live, unprotected battery pins accessible (H2.33-34). These pins should not be routed to any connections other than the Clyde Space EPS, otherwise all protections will be bypassed and significant battery damage can be sustained.

9. TECHNICAL DESCRIPTION

This section gives a complete overview of the operational modes of the EPS. It is assumed that a complete Clyde Space system (EPS, Batteries and Solar panels) is in operation for the following sections.

9.1 Charge Method

The BCR charging system has two modes of operation: Maximum Power Point Tracking (MPPT) mode and End of Charge (EoC) mode. These modes are governed by the state of charge of the battery.

MPPT Mode

If the battery voltage is below the preset EoC voltage the system is in MPPT mode. This is based on constant current charge method, operating at the maximum power point of the solar panel for maximum power transfer.

EoC Mode

Once the EoC voltage has been reached, the BCR changes to EoC mode, which is a constant voltage charging regime. The EoC voltage is held constant and a tapering current from the panels is supplied to top up the battery until at full capacity. In EoC mode the MPPT circuitry moves the solar array operation point away from the maximum power point of the array, drawing only the required power from the panels. The excess power is left on the arrays as heat, which is transferred to the structure via the array's thermal dissipation methods incorporated in Clyde Space panels.

The operation of these two modes can be seen in [Figure 9-1](#page-26-2)

Figure 9-1 Tapered charging method

The application of constant current/constant voltage charge method on a spacecraft is described in more detail in RD-6. In this document there is on-orbit data showing the operation and how the current fluctuates with changing illumination conditions and orientation of the spacecraft with respect to the Sun.

9.2 BCR Power Stage Overview

The EPS has three separate, independent BCRs, each designed to interface to two parallel solar arrays on opposing faces of the satellite. BCRs 1 and 2 interface to the panels in the X and Y axes, and a third, smaller BCR (3) interfaces to the panel on the Z axis.

Each design offers a highly reliable system that can deliver 90% (1 and 2) or 80% (3) of the power delivered from the solar array network at full load.

BCRs 1 and 2 power stage

BCRs 1 and 2 are BUCK converters, allowing the BCR to interface to strings of four to eight cells in series. This will deliver up to 90% output at full load. The design will operate with input voltages between 10V and 24V and a maximum output of 8.26V (7.7V nominal).

3W BCR Power Stage Design

BCR3 uses a SEPIC converter, interfacing to solar arrays of two triple junction cells in series. This will deliver up to 80% output at full load. The BCR will operate with an input of between 3V and 6V and a maximum output of 8.26V (7.4V nominal).

9.3 MPPT

Each of the BCRs can have two solar arrays connected at any given time; only one array can be illuminated by sunlight, although the other may receive illumination by albedo reflection from earth. The dominant array is in sunlight and this will operate the MPPT for that BCR string. The MPPT

monitors the power supplied from the solar array. This data is used to calculate the maximum power point of the array. The system tracks this point by periodically adjusting the BCRs to maintain the maximum power derived from the arrays. This technique ensures that the solar arrays can deliver much greater usable power, increasing the overall system performance.

Figure 9-2 Solar Array Maximum Power Point

The monitoring of the MPP is done approximately every 2.5 seconds. During this tracking, the input of the array will step to o/c voltage, as shown i[n Figure 9-3.](#page-27-2)

Figure 9-3 Input waveform with Maximum Power Point Tracking

9.4 5V and 3.3V PCMs with Latching Current Limiter

The 5V and 3.3V regulators both use buck switching topology regulators as their main converter stage. The regulator incorporates intelligent feedback systems to ensure the voltage regulation is maintained to +/- 1% deviation. The efficiency of each unit at full load is approximately 96% for the 5V PCM and 95% for the 3.3V PCM. Full load on each of the regulators has a nominal output current of 4.5A. Each regulator operates at a frequency of 480 kHz. The Latching Current Limiter is described in Section [9.7.](#page-28-1) If an over-current event triggers the Latching Current Limiter a retry circuit will attempt to re-enable the bus as described in sectio[n 10.1.](#page-30-1)

9.5 12V PCM with Latching Current Limiter

The 12V regulator uses a boost switching topology regulator as the main converter stage. The regulator incorporates intelligent feedback systems to ensure the voltage regulation is maintained to +/- 1% deviation. The efficiency at full load is approximately 94%. Full load on each of the regulator

have a nominal output current of 1.5A. The regulator operates at a frequency of 800 kHz. The Latching Current Limiter is described in Section [9.7.](#page-28-1) If an over-current event triggers the Latching Current Limiter a retry circuit will attempt to re-enable the bus as described in sectio[n 10.1.](#page-30-1)

9.6 BatV PCM with Latching Current Limiter

The unregulated BatteryV regulator provides safe access to the battery bus of the satellite. The voltage supplied will vary directly with the battery voltage (between 6.144V and 8.26V). The Latching Current Limiter is described in Section [9.7.](#page-28-1) If an over-current event triggers the Latching Current Limiter a retry circuit will attempt to re-enable the bus as described in sectio[n 10.1.](#page-30-1)

9.7 PDMs with Latching Current Limiter

Ten independently commandable power switches have been included within the current form factor. Each switch has inbuilt overcurrent protection in the form of a latching current limiter (LCL). By utilising an LCL each switch is capable of driving loads with large inrush currents without compromising safety throughout the duration of the mission (this is of particular interest for applications such as transceivers). Once the LCL has activated, turning off the supply of power, the switch will remain off until commanded to switch on again. The switches cover the range of regulated and unregulated voltages provided by the EPS.

LCL Operation Description

Figure 9-4 Latching Current Limiter Example Operation

In the example system shown above the events are as follows:

- 1. The payload demands a 3A initial current, however the switch limits the current to 2A. The time this demand is present is less than the latch time of the switch (t_{latch}) , so the switch does not switch off.
- 2. The payload demand drops to 0.5A. This is below the current limit of the switch (i_{latch}).
- 3. A fault condition occurs resulting in a demand of 4A. The switch only allows 2A to pass, preventing high current damage to the switch or the payload.
- 4. The fault remains for longer than t_{latch} so the switch turns off preventing any current flow.

Switch characteristics:

- \bullet i_{latch}: The latching current limit is set to allow the maximum safe current the EPS can deliver. This value has been selected based on the fact that, if the current limit is set high to allow a high inrush it will result in a high current limit during normal operation too.
- \bullet t_{latch} : The latching has been set to allow for the maximum safe length of time before shutting down the bus, allowing capacitive loads to be charged safely.

Table 9-1 PDM Switch Configuration

10. GENERAL PROTECTION

The EPS (and wider power system) has a number of inbuilt protections and safety features designed to maintain safe operation of the EPS, battery and all subsystems supplied by the EPS buses.

Figure 10-1 Protection Systems

10.1 Over-Current Bus Protection (LCL)

The EPS features bus protection systems to safeguard the battery, EPS and attached satellite subsystems. This is achieved using current monitors and a shutdown network within the PCMs and PDMs.

Over-current shutdowns are present on all buses and switches for sub system protection. These are solid state switches that monitor the current and shutdown at predetermined load levels. The bus protection will then monitor the fault periodically and reset when the fault clears. The fault detection and clear is illustrated in the waveform in [Figure 10-2.](#page-30-2)

Figure 10-2 Current protection system diagram

The length of time of the test period will depend on the demand caused by the fault condition. Higher current demand results in a shorter test period. All switches and buses are protected against a short circuit fault.

10.2 Battery Under-voltage Protection

In order to prevent the over-discharge of the battery the EPS has in-built under-voltage shutdown. This is controlled by a comparator circuit with hysteresis. In the event of the battery discharging to ~6.144V (slightly above the 6.1V that results in significant battery degradation) the EPS will shut down the supply buses. This will also result in the I²C node shutting down. When a power source is applied to the EPS (e.g. an illuminated solar panel) the battery will begin charging immediately. The buses, however, will not reactivate until the battery voltage has risen to ~7V. This allows the battery to charge to a level capable of sustaining the power lines once a load is applied.

It is recommended that the battery state of charge is monitored and loading adjusted appropriately (turning off of non-critical systems) when the battery capacity is approaching the lower limit. This will prevent the hard shutdown provided by the EPS.

Once the under-voltage protection is activated there is a monitoring circuit used to monitor the voltage of the battery. This will draw approximately 2mA for the duration of shutdown. As the EPS is designed for LEO orbit the maximum expected period in under-voltage is estimated to be ~40mins after which time the illuminated panels should bring the battery back above the 7V switch-on voltage. When ground testing this should be taken into consideration, and the battery should be recharged within 40mins of reaching under-voltage, otherwise permanent damage may be sustained.

11. TELEMETRY AND TELECOMMAND

The Telecommand and Telemetry Node (TTC) node for the EPS is based around a microcontroller. The microcontroller receives the command, processes it and acts upon the command. The commands will either be a request for telemetry or for the microcontroller to carry out an action. A block diagram representation of the TTC node is provided in [Figure 11-1,](#page-32-1) below. The block diagram only shows the connections associated with the microcontroller node.

Figure 11-1 TTC node Block Diagram

All telecommand and telemetry requests should be sent with the command byte first and the data byte second. The address of the node is provided in [Table 4-1.](#page-8-1) In this chapter byte 0 refers to the first byte received with byte 1 being the second received byte etc.

11.1 Commands

For operation a number of commands are required. The commands for the node can be found in [Table 11-1.](#page-33-1) A description of each command follows. The response time is the minimum delay which should be left between sending a command and reading the response.

Table 11-1 Command Table

11.2 Command Descriptions

Get Board Status

This telemetry command retrieves the status of the firmware within the node. A breakdown of the bits is shown in [Table 11-2.](#page-34-1) Once read the status bytes are cleared.

Table 11-2 Status Bytes breakdown

If an unknown command or out of range value is sent to the board then the relevant bits within the status bit are set.

On a board reset **all** relevant reset bits are set to indicate the type of rest that occurred. Typically on power up or power reset of the board either one of (or both) POR and BOR are set. When the board undergoes a watchdog reset, either through a commanded reset or a system watchdog reset then the WDT reset is set.

Set PCM Reset

The individual power buses on the EPS can be reset using this command. [Table 11-3](#page-35-0) provides the breakdown of the data bits to reset a power bus.

Table 11-3 Power bus Breakdown

A combination of the bit strings can also be used. For example to reset the 5V and the Battery V bus then the data to be sent would be 0x03.

When this command is used the chosen power bus, or buses, will be held in reset for a period of approximately 500ms. This has the effect of turning off the power bus for this period of time.

It should be noted that when the 3.3V power bus is reset communication to the TTC node will be lost for the period of time the bus is held in reset. The TTC node will power up in its initial configuration.

Get Version Number

The version number of the firmware will be returned on this command. The firmware version number is encoded in the following way:

Table 11-4 Version Number Breakdown

The revision number returns the current revision of the firmware that is present on the board. The firmware number returns the current firmware on the board.

Set System Watchdog Timeout

As described the EPS has a system level watchdog that trips, cycling all power buses, if it is not reset within a defined timeframe. This command sets the time out for the system level watchdog. The range that can be set is 1 to 90 minutes. As default this is set to 4 minutes.

Reset System Watchdog

Any valid command will reset the system watchdog. If the user does not require any telemetry from the board this command can be sent to reset the system watchdog.

Get Number of System Resets

This counter is designed to keep track of the number of system level resets that have occurred. This counter will roll over at 255 to 0.

Set PDM Initial State to ON

The initial power up, or reset, condition of the switches can be set. This command sets the desired switch (1 to 10) to be ON after a power up or reset has occurred.

Set PDM Initial State to OFF

The initial power up, or reset, condition of the switches can be set. This command sets the desired switch (1 to 10) to be OFF after a power up or reset has occurred.

Set all PDM's ON

When issued this commands turns all switches ON.

Set all PDM's OFF

When issued this commands turns all switches OFF.

Get PDM Actual Status

The switches have over current protection built in. As a result a switch that is expected to be on may have tripped. This command returns the actual state of the switch requested. [Table 11-5](#page-36-0) shows the definition for switches ON and OFF.

Table 11-5 Switch Status Indication

Get PDM Initial State

The initial state of the switches can be returned using this command. The initial state for all the switches is returned in response to this command. The bit indication is the same as that in [Table](#page-36-0) [11-5,](#page-36-0) with a 1 indicating the switch is selected to be ON at power up or reset.

The data byte switch breakdown is presented i[n Table 11-6.](#page-36-1)

Bit								
Byte 0						$\sqrt{5w}$ 10	Sw 9	Sw ₈
Byte 1	Sw 7	Sw ₆	$\sqrt{\text{Sw } 5}$	Sw4	\sqrt{S}	$\sqrt{}$ Sw 2	$\sqrt{\text{Sw } 1}$	Sw 0

Table 11-6: PDM initial state result bytes

Get Analogue Board Telemetry

The TTC node has the board telemetry routed to it[. Table 11-7](#page-37-0) provides the channel details.

Table 11-7 Telemetry Channels

The format of the returned bytes is:

Get System Watchdog Timeout

This command provides the user with the current system watchdog timeout that is set. The returned value is indicated in minutes.

Set PDM Switch ON

This command turns on the desired switch.

Set PDM Switch OFF

This command turns off the desired switch.

Get Number of Soft Resets

This command returns the number of soft resets. Soft resets are resets that have been commanded by the user. This counter will roll over at 255 to 0.

Get PCM State

The current state of the PCM's can be returned using this command. The status of the requested PCM is returned and follows the data i[n Table 11-5.](#page-36-0) The data of 1 to 4 corresponds to the [Table 11-8.](#page-38-0)

Table 11-8 PCM State Command

Get Expected PDM Switch State

The expected PDM switch state will be returned using this command. This command returns the expected state of all the switches. [Table 11-5](#page-36-0) can be used to decode the data returned.

Get Board Temperature Count Value

This command returns a count value representing the temperature of the board.

The format of the returned bytes is:

TEMP (°C) = 0.3724 × Count_{ADC} – 273.15

Reset Node

If required the user can reset the TTC node using this command. On issue the board will reset within 1s. This command will result in the board being brought up in its defined initial condition.

USM-25-01311 User Manual: 3rd Generation EPS (3UA)

12. TEST

All EPS are fully tested prior to shipping, and test reports are supplied. In order to verify the operation of the EPS please use the following outlined instructions.

12.1 Required Equipment

- Solar Arrays (or simulated solar array supply)
- EPS
- Remove Before Flight Pin (or shorting harness)
- Separation Switch (or shorting harness)
- Battery (or simulated battery)
- Breakout Connector (with connections as per Figure 12-1)
- **Oscilloscope**
- Multimeter
- Electronic Load
- Method to communicate with TTC node

Figure 12-1 Full System Required for Test

Solar Arrays

During test phases it is not always possible to use solar arrays for testing. Other options for testing include solar array simulators or (for approximation testing) a PSU and an inline resistor.

If using a solar array simulator you should ensure the setup does not exceed the operating maximums of the EPS. [Table 12-1](#page-40-2) shows the characteristics of the different compatible panel setups for the arrays.

Table 12-1 Examples of Solar Array Configurations – Spectrolab UTJ cells @ BOL, 28ºC

If a solar array simulator is not available it is possible to approximate solar array operation with a power supply and an inline power resistor.

Figure 12-2 Simulated Solar Array Setup

The value of the resistor will set the current supplied and can be calculated as follows:

$$
R_{in} = \frac{0.17 \times V_{oc}}{I_{in}}
$$

 I_{in} = the current required (normally the maximum power point current)

 R_{in} = the resistance of the inline resistor selected

 V_{oc} = the expected open circuit voltage of the solar array.

 I_{in} is normally set, using R_{in} , to match the maximum power point current (I_{mpo}) of the expected array, but can be adjusted to simulate lower illumination conditions.

The PSU should be set using V_{oc} as the voltage setting and 2x I_{in} as the current limit (I_{psua})

Battery

During test phases it is not always possible or advisable to use a battery. For example to test End of Charge or undervoltage shutdown operation you may want to alter the battery voltage manually rather than wait for a battery to charge/discharge.

When testing without a battery the system requires a simulated battery to be attached. This can be achieved by using a PSU (to set the battery and supply current when required/discharging) and an electronic load (to simulate the battery taking current/charging) connected in parallel.

Figure 12-3 Simulated Battery Setup

The PSU should be set using the voltage as the required battery voltage (V_{psub}) and a current limit of 2C (Ipsub) (the highest recommended discharge rate of the battery). The electronic load current

(I_{eloadb}) setting should be set to approximately 1C of the battery to be used. You must also ensure the eLoad setting is higher than the supplied BCR current, otherwise the BCR will be pushed into EoC.

Flight Switches

For initial testing it is likely that the flight switches will not be wired in. In this instance it is possible to use test switches in order to operate the system by connecting them to J1 and J3 (This configuration is set up for a single separation switch, so either J1 or J2 is used). These should be wired and marked to ensure that they match the expected configuration of the satellite.

12.2 Basic System Setup

Before any testing commences all equipment described above should be used with limits set up appropriately.

All PSUs should be switched off.

Connect Flight switches to connectors J1 and J3 and ensure they are set to simulate the Remove Before Flight switch being inserted and the Separation Switches are compressed.

Figure 12-4 Flight Switches Isolating Battery and PCM

Connect the Battery (or simulated battery – Switch on the PSU and eLoad).

Figure 12-5 Connect Battery and Switch on PSU and eLoad

Verify that the Switches are operating correctly (i.e. there is no power supplied on the buses and no current drawn from the "battery").

Remove the RBF switch.

Figure 12-6 Removal of RBF

The Battery voltage will not be present on the main header yet (See Section [8.7\)](#page-22-0). It is required that the RBF switch is biased by a power input from the solar array input (or Check the 5V_USB_CHG Connection). This is done to ensure that in the launch vehicle there is zero draw on the battery.

Issue: B Date: 31/03/2014 Page: 45 of 47 Helix Building, WSSP, Number 2014 Page: 45 of 47

Connect the solar array (or simulated solar array).

Figure 12-7 Connect Solar Array and Switch on Power (Using BCR1, Channel1)

At this stage the battery voltage will still not be present on the BCR_OUT pins

Switch on the solar array power.

Figure 12-8 Separation Switch Activation

Check that the system is operational (all power buses at expected voltages).

Once this has been set up it is possible to test all functions of the EPS.

For more detail on the individual tests performed on the EPS refer to the test report, which includes test setups and processes.

13. COMPATIBLE SYSTEMS

Table 13-1 Compatibilities

- (1) Refers to series and parallel connections of the cells within the battery system. e.g. 2s1p indicates a single string of two cells in series.
- (2) May require some alteration to MPPT. Please contact Clyde Space.