

Express-MV

User's Manual



Manual Revision: 2.01 Revision Date: May 18, 2010 Part Number: 50-1J022-1010





Revision History

Release	Date	Change
2.00	2009/11/18	Initial Release
2.01	2010/05/18	Add SDVO/DP/HDMI switch settings (Appendix A); update contact addresses



Table of Contents

Pr	eface		5
1	Intro	duction	7
	1.1	Description	7
2	Spec	cifications	8
_	2.1	General	
	2.2	Video	
	2.3	Audio	
	2.4	LAN	
	2.5	Multi I/O	
	2.6	Super I/O	
	2.7	TPM (Trusted Platform Module)	
	2.8	Power Specifications	
	2.9	Operating Systems	
	2.10	Mechanical and Environmental	
3	Fund	ction Diagram	
4	Mecl	hanical Dimensions	13
5	Pino	out and Signal Descriptions	14
Ŭ	5.1	COM Express™ Type 2	
	5.2	Pin Definitions	
	5.3	Signal Descriptions	
6	Emb	edded Functions	
0			
		Watchdog Timer	
	6.2 6.3	GPIO Hardware Monitoring	
		-	
7	Syst	em Resources	
	7.1	System Memory Map	
	7.2	Direct Memory Access Channels	
	7.3	Legacy I/O Map	
	7.4	Interrupt Request (IRQ) Lines	



	7.5	PCI Configuration Space Map	. 33			
	7.6	PCI Interrupt Routing Map	. 34			
	7.7	SMBus Slave Device Address	. 34			
8	BIOS	Setup Utility	35			
	8.1	Starting the BIOS	. 35			
	8.2	Main Setup	. 39			
	8.3	Advanced BIOS Setup	. 41			
	8.4	Power Management	. 59			
	8.5	Boot Setup	. 62			
	8.6	Security Setup	. 65			
	8.7	Exit Menu	. 68			
9	BIOS	Checkpoints, Beep Codes	70			
	9.1	Bootblock Initialization Code Checkpoints	. 71			
	9.2	Bootblock Recovery Code Checkpoints	. 72			
	9.3	POST Code Checkpoints	. 73			
	9.4	OEM POST Error Checkpoints	. 75			
	9.5	DIM Code Checkpoints	. 75			
	9.6	ACPI Runtime Checkpoints	. 76			
	9.7	Boot Block Beep Codes	. 77			
	9.8	POST BIOS Beep Codes	. 77			
	9.9	Troubleshooting POST BIOS Beep Codes	. 78			
Ap	pendi	x A: SDVO/DisplayPort/HDMI Switch	79			
Im	Important Safety Instructions					
Ge	etting S	Service	82			



Preface

Copyright 2010 ADLINK Technology, Inc.

This document contains proprietary information protected by copyright. All rights are reserved. No part of this manual may be reproduced by any mechanical, electronic, or other means in any form without prior written permission of the manufacturer.

Disclaimer

The information in this document is subject to change without prior notice in order to improve reliability, design, and function and does not represent a commitment on the part of the manufacturer.

In no event will the manufacturer be liable for direct, indirect, special, incidental, or consequential damages arising out of the use or inability to use the product or documentation, even if advised of the possibility of such damages.

Environmental Responsibility

ADLINK is committed to fulfill its social responsibility to global environmental preservation through compliance with the European Union's Restriction of Hazardous Substances (RoHS) directive and Waste Electrical and Electronic Equipment (WEEE) directive. Environmental protection is a top priority for ADLINK. We have enforced measures to ensure that our products, manufacturing processes, components, and raw materials have as little impact on the environment as possible. When products are at their end of life, our customers are encouraged to dispose of them in accordance with the product disposal and/or recovery programs prescribed by their nation or company.

Trademarks

AMIBIOS[®]8 is a registered trademark of American Megatrends, Inc. COM Express[™], and PICMG[®] are registered trademarks of the PCI Industrial Computer Manufacturers Group.

Product names mentioned herein are used for identification purposes only and may be trademarks and/or registered trademarks of their respective companies.



Conventions

Take note of the following conventions used throughout this manual to make sure that users perform certain tasks and instructions properly.



Additional information, aids, and tips that help users perform tasks.



Information to prevent *mino*r physical injury, component damage, data loss, and/or program corruption when trying to complete a task.



Information to prevent *serious* physical injury, component damage, data loss, and/or program corruption when trying to complete a specific task.



1 Introduction

1.1 **Description**

Express-MV is a COM Express compliant module specially designed to facilitate speedy development of semi-custom designs. The COM Express standard embodies the convergence of the latest technology standards based on serial differential signaling such as PCI Express, USB 2.0, SATA, LVDS and Serial DVO implemented on a compact, 95mm x 125mm, Computer-on-Module. Signals are brought out through two 220-pin board-to-board connectors that permit data transmission rates of up to 5GHz. Mounting holes connect the module with a custom-made, application specific carrier boards which provide protection from shock and vibration.

The Express-MV combines a Penryn type Core[™]2 Duo CPU with Intel's Mobile GS45 Express Chipset. The chipset consisting of GS45/ICH9M Northand Southbridge supports up to 8 GB, dual channel DDR3 800/1066MHz memory on two stacked SODIMM sockets.





The Mobile Intel® GS45 Express chipset integrates a Mobile Intel® Graphics Media Accelerator 4500MHD that provides CRT, single/dual channel 24-bit LVDS and TV-out (SDTV and HDTV). The GMA 4500MHD includes support for DirectX 10, Shader Model 4.0, and provides an

increase in performance over previous chipsets. Intel® Clear Video Technology together with HDCP support allows for smooth Blu-Ray playback. In addition to the onboard integrated graphics, a PCI Express x16 graphics slot is available for connection to high end PCI Express x16 graphics chipsets or general purpose x8, x4 or x1 PCI Express devices. The PCI Express Graphics (PEG) x16 bus pinout can alternatively be used for 2 SDVO ports, two HDMI ports or three display ports mode to connect to DVI, TMDS or TV-out device controllers.

The module comes with a single onboard Gigabit Ethernet port and four SATA ports. It has optional legacy IDE support through a SATA-to-PATA controller, 32-bit PCI and LPC. The module allows connection of up to five additional PCI Express x1 devices on the ICH8M Southbridge.

The Express-MV comes equipped with a AMIBIOS8 supporting many embedded features such as: remote console, CMOS backup, CPU and system monitoring and a watchdog timer for NMI or RESET, operation over battery power, and extended power modes.



The Express-MV is a RoHS compliant and lead-free product.



2 Specifications

2.1 General

- ► CPU: Penryn Core BGA type Intel® Core ™2 Duo SP9300, FSB 1066, 2.26 GHz, 6MB L2 cache, 25 W Intel® Core ™2 Duo SL9400, FSB 1066, LV 1.86 GHz, 6MB L2 cache, 17 W Intel® Core ™2 Duo SU9300, FSB 800, ULV 1.2 GHz, 3MB L2 cache, 10 W Intel® Celeron® M 722, FSB 800, ULV 1.2GHz, 1MB L2 cache, 5.5 W
- Memory: Dual stacked SODIMM socket memory supporting dual channel memory bandwidth, for max 8 GB of non-ECC, 800/1066 MHz DDR3
- Chipset: Intel® GS45 Express Graphic Memory Controller Hub SFF (Small Form Factor) and Intel® I/O Controller Hub ICH9M-SFF
- ► L2 Cache: 1 MB (Celeron® M), 2/4 MB (Core (2) Duo)
- ▶ BIOS: AMIBIOS8 with CMOS backup in 8 Mbit SPI BIOS
- ► Hardware Monitor: Supply Voltages and CPU temperature
- Watchdog Timer: Programmable timer ranges to generate RESET
- Expansion Busses:
 - Graphics PCI Express x16 bus for SDVO/HDMI/Display Port or General Purpose PCI Express x8, x4, or x1
 - 6 PCI Express x1 (0/1/2/3/4 are free, 5 is occupied by GbE LAN), 0/1/2/3 PCIe x1 can be optionally configured as 1 x4
 - 32-bit PCI 2.3 at 33MHz, supporting 4 bus masters
 - LPC, SMBus, I2C

2.2 **Video**

- Chipset: GS45 GMCH integrated Mobile Intel® Graphics Media Accelerator 4500MHD with core render clock 533-MHz @ 1.05-V core voltage or 266 MHz @ 1.025 L.P. Mode
- ► CRT Interface: Analog CRT support up to QXGA, 300MHz DAC, supports CRT hot plug
- ► LVDS Interface: Single or dual channel 18/24-bit at 25~112 MHz
- TV-out: NTSC/PAL up to 1024x768 resolution supported, HDTV 480p/720p/1080i/1080p modes support (without Macrovision)



2.3 **Audio**

- ► Chipset: Integrated in Intel® I/O Controller Hub 9 Mobile (ICH9M)
- ► Audio Codec: HDA type on carrier

2.4 **LAN**

- ► Chipset: Integrated in Intel® ICH9M with Intel® 82567LM PHY
- ► Interface: 10/100/1000 Mbps Ethernet

2.5 Multi I/O

- ► IDE (PATA): SATA-to-PATA JM20330 controller on SATA channel 3, Master only
- ► SATA: Four ports SATA 3 Gb/s with (optional) support for RAID 0, 1, 5, 10
- ► USB: Supports up to eight ports USB v.2.0

2.6 Super I/O

► Connected to LPC bus on carrier if needed

2.7 **TPM** (Trusted Platform Module)

- ► Chipset: Infineon SLB9635TT1.2
- ► Type: TPM 1.2



2.8 **Power Specifications**

- ▶ Input Power: AT mode (12 V) and ATX mode (12 V and 5 V_{SP})
- ▶ Power Management: ACPI 3.0 compliant with battery support.

The 12V measurement is power to the module only (excluding carrier board power draw). The 5Vsb measurement (in S3/S5 mode) includes both module power consumption plus active 5Vsb powered peripherals (such as PS/2 and USB) on the carrier that are needed for wakeup. Although all voltages were measured, only 12 V and 5 VSB are relevant because they are the only ones used by the Express module. The *Idle* power level was measured under Windows XP with no applications running (login screen). *Max Load* was measured under Windows XP running Burnin software or Kpower, whichever gave the highest power consumption.

Intel[®] Core™2 Duo SP9300, 2.26 GHz

Power State	+12V	+5V _{SB}	Power Consumption
Idle (Windows XP login)	0.94 A	N.S.	11.3 W
Max. Load (Windows XP - Burnin/Kpower)	2.76 A	N.S.	33.1 W
S1 (standby powered on)	0.97 A	N.S.	11.6 W
S3 (suspend to RAM)	-	0.22 A	1.1 W
S5 (soft off)	-	0.10 A	0.5 W

Intel[®] Core™2 Duo SL9400 LV, 1.86 GHz

Power State	+12V	+5V _{SB}	Power Consumption
Idle (Windows XP login)	0.74 A	N.S.	8.9 W
Max. Load (Windows XP - Burnin/Kpower)	2.88 A	N.S.	34.6 W
S1 (standby powered on)	0.97 A	N.S.	11.6 W
S3 (suspend to RAM)	-	0.22 A	1.1 W
S5 (soft off)	-	0.10 A	0.5 W

Intel[®] Core™2 Duo SU9300 ULV, 1.2 GHz

Power State	+12V	+5V _{SB}	Power Consumption
Idle (Windows XP login)	0.68 A	N.S.	8.2 W
Max. Load (Windows XP - Burnin/Kpower)	1.44 A	N.S.	17.3 W
S1 (standby powered on)	0.85 A	N.S.	10.2 W
S3 (suspend to RAM)	-	0.22 A	1.1 W
S5 (soft off)	-	0.10 A	0.5 W



Intel[®] Celeron[®] M 722, 1.86 GHz

Power State	+12V	+5V _{SB}	Power Consumption
Idle (Windows XP login)	0.76A	N.S.	9.1 W
Max. Load (Windows XP - Burnin/Kpower)	1.20 A	N.S.	14.4 W
S1 (standby powered on)	0.68 A	N.S.	8.2 W
S3 (suspend to RAM)	-	0.22 A	1.1 W
S5 (soft off)	-	0.10 A	0.5 W

CMOS Battery Power Consumption

Current (+3V)	Power
4.3 µA	0.0000129 W

2.9 **Operating Systems**


- Standard Support
 - Windows XP 32/64-bit
 - Windows Vista 32/64-bit
 - Windows Server 2003/2008
- Extended Support (BSP)
 - Embedded XP BSP
 - WinCE 6.0 BSP
 - AIDI I2C Library for Win32, WinCE and Linux

2.10 Mechanical and Environmental

- ► Form factor and Type: PICMG COM.0, Standard COM Express[™] Type II
- ► Dimensions: 95 x 125 mm
- ► Standard Operating Temperature: 0°C to 60°C
- ▶ Relative Humidity: up to 90% at 60°C




3 Function Diagram





4 Mechanical Dimensions



All ϕ tolerances \pm 0.05 mm Other tolerances \pm 0.2 mm




5 **Pinout and Signal Descriptions**

5.1 **COM Express[™] Type 2**

All pinouts on AB and CD connector of the Express-MV comply with pin-out and signal descriptions used in the original "PICMG[®] COM.0 R1.0: COM Express[™] Module Base Specification". This document contains a pinouts, signal descriptions, and mechanical characteristics of the COM Express[™] (Express[®]) form factor.

An additional document, " Express[®] Design Guide" gives a general introduction to carrier board designs for COM Express[™] (Express[®]) modules.








5.2 **Pin Definitions**

Pinouts for: Basic form factor, Type 2



	Row A	Row B		
Pin No.	Pin Name		Pin No.	Pin Name
A1	GND (FIXED)		B1	GND (FIXED)
A2	GBE0 MDI3-		B2	GBE0 ACT#
A3	GBE0_MDI3+		B3	LPC_FRAME#
A4	GBE0 LINK100#		B4	LPC_AD0
A5	GBE0_LINK1000#		B5	LPC_AD1
A6	GBE0_MDI2-		B6	LPC_AD2
A7	GBE0 MDI2+		B7	LPC_AD3
A8	GBE0_LINK#		B8	LPC_DRQ0#
A9	GBE0_MDI1-		B9	LPC DRQ1#
A10	GBE0 MDI1+		B10	LPC CLK
A11	GND (FIXED)		B11	GND (FIXED)
A12	GBE0_MDI0-		B12	PWRBTN#
A13	GBE0_MDI0+		B13	SMB_CK
A14	GBE0_CTREF		B14	
A14 A15			B14 B15	SMB_DAT
A15 A16	SUS_S3#		B15 B16	SMB_ALERT#
A10 A17	SATA0_TX+		B17	SATA1_TX+
A17 A18	SATA0_TX-		B17 B18	SATA1_TX-
A18 A19	SUS_S4#			SUS_STAT#
	SATA0_RX+		B19	SATA1_RX+
A20	SATA0_RX-		B20	SATA1_RX-
A21	GND (FIXED)		B21	GND (FIXED)
A22	SATA2_TX+		B22	SATA3_TX+ (2)
A23	SATA2_TX-		B23	SATA3_TX- (2)
A24	SUS_S5#		B24	PWR_OK
A25	SATA2_RX+		B25	SATA3_RX+ (2)
A26	SATA2_RX-		B26	SATA3_RX- (2)
A27	BATLOW#		B27	WDT
A28	ATA_ACT#		B28	AC_SDIN2
A29	AC_SYNC		B29	AC_SDIN1
A30	AC_RST#		B30	AC_SDIN0
A31	GND (FIXED)		B31	GND (FIXED)
A32	AC_BITCLK		B32	SPKR
A33	AC_SDOUT		B33	I2C_CK
A34	BIOS_DISABLE#		B34	I2C_DAT
A35	THRMTRIP#		B35	THRM#
A36	USB6-		B36	USB7-
A37	USB6+		B37	USB7+
A38	USB_6_7_OC#		B38	USB_4_5_OC#
A39	USB4-		B39	USB5-
A40	USB4+		B40	USB5+
A41	GND (FIXED)		B41	GND (FIXED)
A42	USB2-		B42	USB3-
A43	USB2+ USB_2_3_OC#		B43	USB3+ USB_0_1_OC#
A44	USB_2_3_0C#		B44	USB_0_1_0C#
A45	USB0-		B45	USB1-
A46	USB0+		B46	USB1+
A47	VCC_RTC		B47	NC
A48	EXCD0_PERST#		B48	NC
A49	EXCD0_CPPE#		B49	SYS_RESET#
A50	LPC_SERIRQ		B50	CB_RESET#

Pin No. Pin Name Pin No. Pin Name C1 GND FIXED) D1 GND FIXED) C2 IDE_D7 D2 IDE_D5 C3 IDE_D6 D3 IDE_D10 C4 IDE_D3 D4 IDE_D11 C5 IDE_D15 D5 IDE_D12 C6 IDE_D8 D6 IDE_D4 C7 IDE_D13 D9 IDF_IDE C10 IDE_D14 D10 IDE_ACK# C11 GND (FIXED) D11 GND (FIXED) C12 IDE_IORM D14 IDE_A2 C13 IDE_IORP# D15 IDE_A2 C14 IDE_IOR# D14 IDE_A2 C15 PCI_REQ2# D17 IDE_CS3# C16 PCI_REQ2# D17 IDE_RESET# C17 PCI_REQ2# D17 IDE_CS3# C21 GND (FIXED) D21 GND (FIXED) C22 PCI_REQ4# D19 PCI_REST#		Row C			Row D
C1 GND FIXED D1 GND FIXED C2 IDE_D7 D2 IDE_D5 C3 IDE_D6 D3 IDE_D10 C4 IDE_D15 D5 IDE_D12 C6 IDE_D2 D8 IDE_P4 C7 IDE_D9 D7 IDE_00 C8 IDE_D1 D10 IDE_ACK# C10 IDE_D1 D10 IDE_ACK# C11 GND (FIXED) D11 GND (FIXED) C12 IDE_IOR D13 IDE_AQ C13 IDE_IOR# D14 IDE_CS1# C16 PCI_GICT# D16 IDE_CS3# C17 PCI_REQ2# D17 IDE_CS3# C18 PCI_GINT# D18 IDE_RES3# C19 PCI_REQ4# D120 PCI_REQ3# C19 PCI_REQ4# D120 PCI_REQ3# C19 PCI_GINT# D18 IDE_RES3# C20 PCI_GIT# D23 PCI_REQ3# C21 </td <td>Pin No.</td> <td>Pin Name</td> <td></td> <td>Pin No.</td> <td>Pin Name</td>	Pin No.	Pin Name		Pin No.	Pin Name
C2 IDE_D7 D2 IDE_D5 C3 IDE_D6 D3 IDE_D10 C4 IDE_D3 D4 IDE_D10 C5 IDE_D15 D5 IDE_D12 C6 IDE_D9 D7 IDE_D0 C7 IDE_D13 D9 IDE_IOW# C10 IDE_D13 D9 IDE_IOW# C11 GND (FIXED) D11 GND (FIXED) C12 IDE_IORT D13 IDE_A0 C13 IDE_IORT D14 IDE_A1 C15 PCI_REQ# D15 IDE_A2 C16 PCI_GNT2# D16 IDE_CS3# C17 PCI_REQ1# D18 IDE_RES3# C18 PCI_GNT1# D18 IDE_RES3# C19 PCI_REQ1# D19 PCI_GNT# C20 PCI_GNT0# D20 PCI_AD1 C21 GND (FIXED) D21 GND (FIXED) C22 PCI_REQ0# D22 PCI_AD1 C23					GND FIXED)
C3 IDE_D6 D3 IDE_D10 C4 IDE_D3 D4 IDE_D11 C5 IDE_D15 D5 IDE_D12 C6 IDE_D8 D6 IDE_D4 C7 IDE_D9 D7 IDE_D0 C8 IDE_D13 D9 IDE_IOW# C10 IDE_D14 D10 IDE_ACK# C11 GND (FIXED) D11 GND (FIXED) C12 IDE_IOR# D14 IDE_A2 C13 IDE_IOR# D14 IDE_A2 C14 IDE_IOR# D15 IDE_CS1# C15 PCI_REQ2# D17 IDE_CS3# C18 PCI_GNT1# D18 IDE_RESET# C19 PCI REQ1# D19 PCI_GNT3# C20 PCI_REQ0# D22 PCI_AD3 C21 GND (FIXED) D21 GND (FIXED) C22 PCI_REQ0# D22 PCI_AD3 C24 PCI_REQ0# D22 PCI_AD3 C25 </td <td></td> <td></td> <td></td> <td></td> <td></td>					
C4 IDE_D3 D4 IDE_D11 C5 IDE_D15 D5 IDE_D12 C6 IDE_D8 D6 IDE_D4 C7 IDE_D9 D7 IDE_D0 C8 IDE_D2 D8 IDE_REQ C9 IDE_D13 D9 IDE_IOW# C10 IDE_D1 D10 IDE_ACK# C11 GND (FIXED) D11 GND (FIXED) C12 IDE_IOR# D13 IDE_A0 C14 IDE_IOR# D14 IDE_A1 C15 PCI_PME# D16 IDE_CS1# C16 PCI_REQ2# D17 IDE_CS3# C18 PCI_REQ1# D18 IDE_RES3# C19 PCI_REQ1# D19 PCI_GNT3# C20 PCI_REQ1# D20 PCI_REQ3# C21 GND (FIXED) D21 GND (FIXED) C22 PCI_REQ0# D22 PCI_AD1 C23 PCI_REQ1# D13 D24 C24					••••••••••••••••••••••••••••••••••••••
C5 IDE_D15 D5 IDE_D12 C6 IDE_D8 D6 IDE_D4 C7 IDE_D9 D7 IDE_D0 C8 IDE_D13 D9 IDE_ICW# C9 IDE_D13 D9 IDE_IOW# C10 IDE_D14 D10 IDE_ACK# C11 GND (FIXED) D11 GND (FIXED) C12 IDE_IORY D13 IDE_A0 C13 IDE_IORY D13 IDE_A1 C14 IDE_IOR# D14 IDE_A1 C15 PCI_RNE# D15 IDE_A2 C16 PCI_SNT# D18 IDE_RESET# C19 PCI_REQ1# D19 PCI_GNT3# C20 PCI_REQ1# D19 PCI_REQ3# C21 GND (FIXED) D21 GND (FIXED) C22 PCI_REQ0# D22 PCI_AD1 C23 PCI_REQ0# D22 PCI_AD1 C24 PCI_AD4 D26 PCI_AD1 C25<					
C6 IDE_D8 D6 IDE_D4 C7 IDE_D9 D7 IDE_D0 C8 IDE_D12 D8 IDE_REQ C9 IDE_D13 D9 IDE_IOW# C10 IDE_D14 D10 IDE_ACK# C11 GND (FIXED) D11 GND (FIXED) C12 IDE_IORP D13 IDE_ACK# C13 IDE_IORP D13 IDE_AC C14 IDE_IORP# D15 IDE_A2 C16 PCI_GNT2# D16 IDE_CS3# C17 PCI_REQ2# D17 IDE_CS3# C18 PCI_GNT1# D18 IDE_RESET# C19 PCI_REQ1# D19 PCI_GNT3# C20 PCI_REQ1# D21 GND (FIXED) C21 GND (FIXED) D21 GND (FIXED) C22 PCI_REQ4# D23 PCI_AD1 C23 PCI_REQ4# D24 PCI_AD3 C24 PCI_AD0 D24 PCI_AD3		·····			
C7 IDE_D9 D7 IDE_D0 C8 IDE_D2 D8 IDE_RQ C9 IDE_D13 D9 IDE_IOW# C10 IDE_D1 D10 IDE_ACK# C11 GND (FIXED) D11 GND (FIXED) C12 IDE_IORY D13 IDE_AC C14 IDE_IOR# D14 IDE_A1 C15 PCI_PME# D15 IDE_A2 C16 PCI_REQ2# D17 IDE_CS3# C18 PCI_REQ1# D19 PCI_GNT3# C19 PCI_REQ1# D19 PCI_GNT3# C20 PCI_GNT0# D20 PCI_REQ3# C21 GND (FIXED) D21 GND (FIXED) C22 PCI_REQ0# D22 PCI_AD1 C23 PCI_RESET# D23 PCI_AD3 C24 PCI_AD2 D25 PCI_AD1 C25 PCI_AD4 D26 PCI_AD13 C30 PCI_AD10 D29 PCI_AD13					
C8 IDE_D2 D8 IDE_REQ C9 IDE_D13 D9 IDE_IOW# C10 IDE_D1 D10 IDE_ACK# C11 GND (FIXED) D11 GND (FIXED) C12 IDE_D14 D12 IDE_IRQ C13 IDE_IORP D13 IDE_AO C14 IDE_IOR# D14 IDE_A1 C15 PCI_GNT2# D16 IDE_CS3# C16 PCI_REQ2# D17 IDE_CS3# C17 PCI_REQ1# D19 PCI_GNT3# C20 PCI_REQ1# D19 PCI_GNT3# C21 GND (FIXED) D21 GND (FIXED) C22 PCI_REQ3# D23 PCI_AD1 C23 PCI_REQ0# D22 PCI_AD3 C24 PCI_AD0 D24 PCI_AD3 C25 PCI_AD4 D26 PCI_C/BE0# C37 PCI_AD6 D27 PCI_AD9 C38 PCI_AD10 D29 PCI_AD13		· · · · · · · · · · · · · · · · · · ·			······································
C9 IDE_D13 D9 IDE_IOW# C10 IDE_D1 D10 IDE_ACK# C11 GND (FIXED) D11 GND (FIXED) C12 IDE_D14 D12 IDE_IRQ C13 IDE_IORDY D13 IDE_A0 C14 IDE_IOR# D14 IDE_A1 C15 PCI_PME# D15 IDE_A2 C16 PCI_GNT2# D16 IDE_CS3# C17 PCI_REQ2# D17 IDE_CS3# C19 PCI_REQ1# D19 PCI_GNT3# C20 PCI_GNT0# D20 PCI_REQ3# C21 GND (FIXED) D21 GND (FIXED) C22 PCI_REQ0# D22 PCI_AD3 C24 PCI_AD0 D24 PCI_AD3 C25 PCI_AD4 D26 PCI_C/BE0# C27 PCI_AD6 D27 PCI_AD3 C30 PCI_AD12 D30 PCI_AD13 C32 PCI_AD14 D32 PCI_PAR					
C10 IDE_D1 D10 IDE_ACK# C11 GND (FIXED) D11 GND (FIXED) C12 IDE_IOR D11 GND (FIXED) C13 IDE_IORPY D13 IDE_AQ C14 IDE_IOR# D14 IDE_A1 C15 PCI_PME# D15 IDE_A2 C16 PCI_GNT2# D16 IDE_CS3# C17 PCI_REQ2# D17 IDE_CS3# C18 PCI_GNT1# D18 IDE_RESET# C19 PCI_REQ1# D19 PCI_GNT3# C20 PCI_GNT0# D20 PCI_REQ3# C21 GND (FIXED) D21 GND (FIXED) C22 PCI_REQ0# D22 PCI_AD3 C24 PCI_RAD0 D24 PCI_AD3 C25 PCI AD2 D25 PCI AD3 C26 PCI_AD4 D26 PCI_AD13 C30 PCI_AD14 D32 PCI_AD13 C31 GND (FIXED) D31 GND (FIXED)					*****
C11 GND (FIXED) D11 GND (FIXED) C12 IDE_IORDY D13 IDE_A0 C14 IDE_IOR# D14 IDE_A1 C15 PCI_PME# D15 IDE_CS1# C16 PCI_GNT2# D16 IDE_CS3# C17 PCI_REQ2# D17 IDE_CS3# C18 PCI_GNT1# D18 IDE_RESET# C19 PCI_REQ1# D19 PCI_GNT3# C20 PCI_REQ1# D20 PCI_REQ3# C21 GND (FIXED) D21 GND (FIXED) C22 PCI_REQ0# D22 PCI_AD1 C23 PCI_REQ0# D22 PCI_AD3 C24 PCI_AD0 D24 PCI_AD3 C25 PCI AD4 D26 PCI_C/BE0# C27 PCI_AD6 D27 PCI_AD3 C30 PCI_AD10 D29 PCI_AD13 C30 PCI_AD14 D32 PCI_PAR C31 GND (FIXED) D31 GND (FIXED)					
C12 IDE_D14 D12 IDE_IRQ C13 IDE_IORDY D13 IDE_A0 C14 IDE_IOR# D14 IDE_A1 C15 PCI_PME# D15 IDE_A2 C16 PCI_GNT2# D16 IDE_CS3# C17 PCI_REQ2# D17 IDE_CS3# C18 PCI_GNT1# D18 IDE_RESET# C19 PCI_REQ1# D19 PCI_GNT3# C20 PCI_GNT0# D20 PCI_REQ3# C21 GND (FIXED) D21 GND (FIXED) C22 PCI_REQ0# D22 PCI_AD3 C24 PCI_AD0 D24 PCI_AD3 C25 PCI_AD4 D26 PCI_C/BE0# C26 PCI_AD4 D29 PCI_AD9 C28 PCI_AD8 D28 PCI_AD13 C30 PCI_AD10 D29 PCI_AD13 C32 PCI_AD14 D32 PCI_PAR C33 PCI_C/BE1# D33 PCI_SERR#					
C13 IDE_IORDY D13 IDE_A0 C14 IDE_IOR# D14 IDE_A1 C15 PCI_PME# D15 IDE_A2 C16 PCI_GNT2# D16 IDE_CS1# C17 PCI_REQ2# D17 IDE_CS3# C18 PCI_GNT1# D18 IDE_REST# C19 PCI_REQ1# D19 PCI_GNT3# C20 PCI_REQ3# D21 GND (FIXED) C21 GND (FIXED) D21 GND (FIXED) C22 PCI_REQ0# D22 PCI_AD1 C23 PCI_RESET# D23 PCI_AD3 C24 PCI_AD0 D24 PCI_AD3 C25 PCI_AD4 D26 PCI_CB0# C27 PCI_AD4 D26 PCI_CB0# C28 PCI_AD10 D29 PCI_AD13 C30 PCI_AD14 D32 PCI_AD15 C31 GND (FIXED) D31 GND (FIXED) C32 PCI_AD14 D32 PCI_AD15 </td <td></td> <td></td> <td></td> <td></td> <td></td>					
C14 IDE_IOR# D14 IDE_A1 C15 PCI_PME# D15 IDE_A2 C16 PCI_GNT2# D16 IDE_CS1# C17 PCI_REQ2# D17 IDE_CS3# C18 PCI_GNT1# D18 IDE_RESET# C19 PCI_REQ1# D19 PCI_GNT3# C20 PCI_GNT0# D20 PCI_REQ3# C21 GND (FIXED) D21 GND (FIXED) C22 PCI_REQ0# D22 PCI_AD1 C23 PCI_RESET# D23 PCI_AD3 C24 PCI_AD0 D24 PCI_AD3 C25 PCI_AD4 D26 PCI_C/BE0# C27 PCI_AD4 D26 PCI_C/BE0# C28 PCI_AD10 D29 PCI_AD13 C30 PCI_AD12 D30 PCI_AD15 C31 GND (FIXED) D31 GND (FIXED) C32 PCI_AD14 D32 PCI_AD15 C33 PCI_C/BE1# D33 PCI_STR#					······································
C15 PCI_PME# D15 IDE_A2 C16 PCI_GNT2# D16 IDE_CS1# C17 PCI_REQ2# D17 IDE_CS3# C18 PCI_GNT1# D18 IDE_RESET# C19 PCI_REQ1# D19 PCI_GNT3# C20 PCI_REQ1# D20 PCI_REQ3# C21 GND (FIXED) D21 GND (FIXED) C22 PCI_REQ0# D22 PCI_AD3 C23 PCI_RESET# D23 PCI_AD3 C24 PCI_AD0 D24 PCI_AD3 C25 PCI_AD4 D26 PCI_CBO# C26 PCI_AD4 D26 PCI_CBO# C27 PCI_AD6 D27 PCI_AD9 C38 PCI_AD12 D30 PCI_AD13 C30 PCI_AD14 D32 PCI_AD15 C31 GND (FIXED) D31 GND (FIXED) C32 PCI_AD14 D32 PCI_AD17 C33 PCI_CBER# D34 PCI_STOP#					
C16 PCI_GNT2# D16 IDE_CS1# C17 PCI_REQ2# D17 IDE_CS3# C18 PCI_GNT1# D18 IDE_RESET# C19 PCI_REQ1# D19 PCI_GNT3# C20 PCI_GNT0# D20 PCI_REQ3# C21 GND (FIXED) D21 GND (FIXED) C22 PCI_REQ0# D22 PCI_AD1 C23 PCI_RESET# D23 PCI_AD3 C24 PCI_AD0 D24 PCI_AD3 C25 PCI_AD4 D26 PCI_C/BE0# C27 PCI_AD6 D27 PCI_AD1 C28 PCI_AD6 D27 PCI_AD13 C30 PCI_AD12 D30 PCI_AD13 C31 GND (FIXED) D31 GND (FIXED) C32 PCI_AD14 D32 PCI_PAR C34 PCI_PER# D34 PCI_STOP# C35 PCI_LOCK# D35 PCI_TRDY# C36 PCI_IRDY# D37 PCI_AD16					
C17 PCI_REQ2# D17 IDE_CS3# C18 PCI_GNT1# D18 IDE_RESET# C19 PCI_REQ1# D19 PCI_GNT3# C20 PCI_GNT0# D20 PCI_REQ3# C21 GND (FIXED) D21 GND (FIXED) C22 PCI_REQ0# D22 PCI_AD1 C23 PCI_RESET# D23 PCI_AD3 C24 PCI_AD0 D24 PCI_AD3 C25 PCI_AD4 D26 PCI_C/BE0# C27 PCI_AD6 D27 PCI_AD9 C28 PCI_AD10 D29 PCI_AD13 C30 PCI_AD12 D30 PCI_AD13 C31 GND (FIXED) D31 GND (FIXED) C32 PCI_AD14 D32 PCI_PAR C33 PCI_C/BE1# D33 PCI_SERR# C34 PCI_PERR# D34 PCI_SER# C35 PCI_LOCK# D35 PCI_TRDY# C36 PCI_IRDY# D37 PCI_AD16 </td <td></td> <td></td> <td></td> <td></td> <td>**************************************</td>					**************************************
C18 PCI_GNT1# D18 IDE_RESET# C19 PCI_REQ1# D19 PCI_GNT3# C20 PCI_GNT0# D20 PCI_REQ3# C21 GND (FIXED) D21 GND (FIXED) C22 PCI_REQ0# D22 PCI_AD1 C23 PCI_RESET# D23 PCI_AD3 C24 PCI_AD0 D24 PCI_AD5 C25 PCI_AD2 D25 PCI_AD7 C26 PCI_AD4 D26 PCI_C/BE0# C27 PCI_AD8 D28 PCI_AD11 C29 PCI_AD10 D29 PCI_AD13 C30 PCI_AD12 D30 PCI_AD15 C31 GND (FIXED) D31 GND (FIXED) C32 PCI_AD14 D32 PCI_PAR C33 PCI_C/BE1# D33 PCI_SERR# C34 PCI_PERR# D34 PCI_STOP# C35 PCI_LOCK# D35 PCI_TRDY# C36 PCI_C/BE2# D38 PCI_AD16 </td <td></td> <td></td> <td></td> <td></td> <td></td>					
C19 PCI_REQ1# D19 PCI_GNT3# C20 PCI_GNT0# D20 PCI_REQ3# C21 GND (FIXED) D21 GND (FIXED) C22 PCI_REQ0# D22 PCI_AD1 C23 PCI_RESET# D23 PCI_AD3 C24 PCI_AD0 D24 PCI_AD5 C25 PCI_AD4 D26 PCI_C/BE0# C27 PCI_AD6 D27 PCI_AD9 C28 PCI_AD10 D29 PCI_AD13 C30 PCI_AD12 D30 PCI_AD15 C31 GND (FIXED) D31 GND (FIXED) C32 PCI_AD14 D32 PCI_PERR C33 PCI_C/BE1# D33 PCI_SERR# C34 PCI_PERR# D34 PCI_STOP# C35 PCI_LOCK# D35 PCI_RAD16 C38 PCI_C/BE2# D38 PCI_AD18 C39 PCI_AD17 D39 PCI_AD20 C40 PCI_AD21 D40 PCI_AD22 <td></td> <td></td> <td>*****</td> <td>0.0100000000000000000000000000000000000</td> <td></td>			*****	0.0100000000000000000000000000000000000	
C20 PCI_GNTO# D20 PCI_REQ3# C21 GND (FIXED) D21 GND (FIXED) C22 PCI_REQ0# D22 PCI_AD1 C23 PCI_RESET# D23 PCI_AD3 C24 PCI_AD0 D24 PCI_AD5 C25 PCI_AD2 D25 PCI_AD7 C26 PCI_AD6 D27 PCI_AD9 C27 PC_AD6 D27 PCI_AD9 C28 PCI_AD12 D30 PCI_AD13 C30 PCI_AD12 D30 PCI_AD15 C31 GND (FIXED) D31 GND (FIXED) C32 PCI_AD14 D32 PCI_AR C33 PCI_COBE1# D33 PCI_SERR# C34 PCI_PERR# D34 PCI_STOP# C35 PCI_LOCK# D35 PCI_AD18 C36 PCI_DEVSEL# D36 PCI_AD18 C39 PCI_AD17 D39 PCI_AD20 C40 PCI_AD19 D40 PCI_AD22 <td></td> <td></td> <td></td> <td></td> <td></td>					
C21 GND (FIXED) D21 GND (FIXED) C22 PCI_REQ0# D22 PCI_AD1 C23 PCI_RESET# D23 PCI_AD3 C24 PCI_AD0 D24 PCI_AD5 C25 PCI_AD2 D25 PCI_AD7 C26 PCI_AD4 D26 PCI_CBE0# C27 PCI_AD6 D27 PCI_AD9 C28 PCI_AD10 D29 PCI_AD13 C30 PCI_AD12 D30 PCI_AD15 C31 GND (FIXED) D31 GND (FIXED) C32 PCI_AD14 D32 PCI_PAR C33 PCI_CBE1# D33 PCI_STOP# C34 PCI_PERR# D34 PCI_STOP# C35 PCI_LOCK# D35 PCI_AD18 C36 PCI_DEVSEL# D36 PCI_AD18 C39 PCI_AD17 D39 PCI_AD18 C39 PCI_AD17 D39 PCI_AD20 C40 PCI_AD21 D40 PCI_AD22 </td <td></td> <td></td> <td></td> <td></td> <td></td>					
C22 PCI_REQ0# D22 PCI_AD1 C23 PCI_RESET# D23 PCI_AD3 C24 PCI_AD0 D24 PCI_AD3 C24 PCI_AD2 D25 PCI_AD7 C26 PCI_AD4 D26 PCI_C/BE0# C27 PCI_AD6 D27 PCI_AD9 C28 PCI_AD10 D29 PCI_AD13 C30 PCI_AD12 D30 PCI_AD15 C31 GND (FIXED) D31 GND (FIXED) C32 PCI_AD14 D32 PCI_PAR C33 PCI_C/BE1# D33 PCI_STOP# C34 PCI_PERR# D34 PCI_STOP# C35 PCI_LOCK# D35 PCI_TRDY# C36 PCI_DEVSEL# D36 PCI_AD18 C39 PCI_AD17 D39 PCI_AD2 C40 PCI_AD19 D40 PCI_AD2 C41 GND (FIXED) D41 GND (FIXED) C42 PCI_AD23 D43 PCI_AD24 <		A			
C23 PCI_RESET# D23 PCI_AD3 C24 PCI_AD0 D24 PCI_AD5 C25 PCI_AD2 D25 PCI_AD7 C26 PCI_AD4 D26 PCI_C/BE0# C27 PCI_AD6 D27 PCI_AD1 C29 PCI_AD6 D27 PCI_AD11 C29 PCI_AD10 D29 PCI_AD13 C30 PCI_AD12 D30 PCI_AD15 C31 GND (FIXED) D31 GND (FIXED) C32 PCI_AD14 D32 PCI_PAR C33 PCI_C/BE1# D33 PCI_STOP# C35 PCI_LOCK# D35 PCI_TRDY# C36 PCI_DEVSEL# D36 PCI_AD16 C38 PCI_C/BE2# D38 PCI_AD18 C39 PCI_AD19 D40 PCI_AD22 C41 GND (FIXED) D41 GND (FIXED) C42 PCI_AD23 D43 PCI_AD24 C43 PCI_AD23 D44 PCI_AD24					
C24 PCI_AD0 D24 PCI_AD5 C25 PCI_AD2 D25 PCI_AD7 C26 PCI_AD4 D26 PCI_C/BE0# C27 PCI_AD6 D27 PCI_AD9 C28 PCI_AD8 D28 PCI_AD11 C29 PCI_AD10 D29 PCI_AD13 C30 PCI_AD12 D30 PCI_AD15 C31 GND (FIXED) D31 GND (FIXED) C32 PCI_C/BE1# D33 PCI_SERR# C34 PCI_PERR# D34 PCI_SERR# C35 PCI_LOCK# D35 PCI_TRDY# C36 PCI_C/BE2# D36 PCI_AD16 C38 PCI_C/BE2# D37 PCI_AD16 C38 PCI_C/BE2# D38 PCI_AD18 C39 PCI_AD17 D39 PCI_AD20 C40 PCI_AD19 D40 PCI_AD22 C41 GND (FIXED) D41 GND (FIXED) C42 PCI_AD23 D43 PCI_AD24					
C25 PCI_AD2 D25 PCI_AD7 C26 PCI_AD4 D26 PCI_C/BE0# C27 PCI_AD6 D27 PCI_AD9 C28 PCI_AD8 D28 PCI_AD11 C29 PCI_AD10 D29 PCI_AD13 C30 PCI_AD12 D30 PCI_AD15 C31 GND (FIXED) D31 GND (FIXED) C32 PCI_C/BE1# D33 PCI_SERR# C34 PCI_PERR# D34 PCI_STOP# C35 PCI_LOCK# D35 PCI_TRDY# C36 PCI_C/BE2# D36 PCI_AD16 C37 PCI_RDY# D37 PCI_AD18 C38 PCI_AD17 D39 PCI_AD18 C39 PCI_AD17 D39 PCI_AD20 C40 PCI_AD19 D40 PCI_AD22 C41 GND (FIXED) D41 GND (FIXED) C42 PCI_AD23 D43 PCI_AD24 C43 PCI_AD23 D44 PCI_AD26					
C26 PCI_AD4 D26 PCI_C/BE0# C27 PCI_AD6 D27 PCI_AD9 C28 PCI_AD1 D29 PCI_AD11 C29 PCI_AD10 D29 PCI_AD13 C30 PCI_AD12 D30 PCI_AD15 C31 GND (FIXED) D31 GND (FIXED) C32 PCI_C/BE1# D33 PCI_SERR# C33 PCI_C/BE1# D34 PCI_STOP# C35 PCI_LOCK# D35 PCI_TRDY# C36 PCI_DEVSEL# D36 PCI_FRAME# C37 PCI_IRDY# D37 PCI_AD16 C38 PCI_C/BE2# D38 PCI_AD18 C39 PCI_AD17 D39 PCI_AD20 C40 PCI_AD19 D40 PCI_AD22 C41 GND (FIXED) D41 GND (FIXED) C42 PCI_AD23 D43 PCI_AD24 C43 PCI_AD23 D43 PCI_AD26 C44 PCI_C/BE3# D44 PCI_AD					
C27 PCI_AD6 D27 PCI_AD9 C28 PCI_AD8 D28 PCI_AD11 C29 PCI_AD10 D29 PCI_AD13 C30 PCI_AD12 D30 PCI_AD15 C31 GND (FIXED) D31 GND (FIXED) C32 PCI_AD14 D32 PCI_PAR C33 PCI_C/BE1# D33 PCI_STOP# C34 PCI_PERR# D34 PCI_STOP# C35 PCI_LOCK# D35 PCI_TRDY# C36 PCI_DEVSEL# D36 PCI_FRAME# C37 PCI_RDY# D37 PCI_AD18 C39 PCI_AD17 D39 PCI_AD20 C40 PCI_AD19 D40 PCI_AD22 C41 GND (FIXED) D41 GND (FIXED) C42 PCI_AD23 D43 PCI_AD24 C43 PCI_AD23 D43 PCI_AD24 C43 PCI_AD27 D46 PCI_AD28 C44 PCI_C/BE3# D44 PCI_AD28 <td></td> <td></td> <td></td> <td></td> <td></td>					
C28 PCI_AD8 D28 PCI_AD11 C29 PCI_AD10 D29 PCI_AD13 C30 PCI_AD12 D30 PCI_AD15 C31 GND (FIXED) D31 GND (FIXED) C32 PCI_AD14 D32 PCI_PAR C33 PCI_C/BE1# D33 PCI_STRP# C34 PCI_PERR# D34 PCI_STRP# C35 PCI_LOCK# D35 PCI_TRDY# C36 PCI_C/BE2# D36 PCI_AD18 C37 PCI_IRDY# D37 PCI_AD16 C38 PCI_C/BE2# D38 PCI_AD18 C39 PCI_AD17 D39 PCI_AD20 C40 PCI_AD19 D40 PCI_AD22 C41 GND (FIXED) D41 GND (FIXED) C42 PCI_AD23 D43 PCI_AD24 C43 PCI_AD23 D43 PCI_AD28 C44 PCI_C/BE3# D44 PCI_AD28 C45 PCI_AD25 D45 PCI_AD30 </td <td></td> <td></td> <td></td> <td></td> <td></td>					
C29 PCI_AD10 D29 PCI_AD13 C30 PCI_AD12 D30 PCI_AD15 C31 GND (FIXED) D31 GND (FIXED) C32 PCI_AD14 D32 PCI_PAR C33 PCI_C/BE1# D33 PCI_STOP# C34 PCI_PERR# D34 PCI_STOP# C35 PCI_LOCK# D35 PCI_TRDY# C36 PCI_C/BE2# D36 PCI_AD16 C37 PCI_IRDY# D37 PCI_AD16 C38 PCI_C/BE2# D38 PCI_AD18 C39 PCI_AD17 D39 PCI_AD20 C40 PCI_AD19 D40 PCI_AD22 C41 GND (FIXED) D41 GND (FIXED) C42 PCI_AD23 D43 PCI_AD24 C43 PCI_AD23 D43 PCI_AD28 C44 PCI_C/BE3# D44 PCI_AD28 C45 PCI_AD25 D45 PCI_AD30 C46 PCI_AD27 D46 PCI_IRQC#					
C30 PCI_AD12 D30 PCI_AD15 C31 GND (FIXED) D31 GND (FIXED) C32 PCI_AD14 D32 PCI_PAR C33 PCI_C/BE1# D33 PCI_SERR# C34 PCI_PERR# D34 PCI_STOP# C35 PCI_LOCK# D35 PCI_TRDY# C36 PCI_CIEVSEL# D36 PCI_FRAME# C37 PCI_IRDY# D37 PCI_AD16 C38 PCI_C/BE2# D38 PCI_AD18 C39 PCI_AD17 D39 PCI_AD20 C40 PCI_AD19 D40 PCI_AD22 C41 GND (FIXED) D41 GND (FIXED) C42 PCI_AD23 D43 PCI_AD24 C43 PCI_AD23 D43 PCI_AD26 C44 PCI_C/BE3# D44 PCI_AD28 C45 PCI_AD25 D45 PCI_AD30 C46 PCI_AD27 D46 PCI_IRQC# C47 PCI_AD31 D48 PCI_		· · · · · · · · · · · · · · · · · · ·			
C31 GND (FIXED) D31 GND (FIXED) C32 PCI_AD14 D32 PCI_PAR C33 PCI_C/BE1# D33 PCI_SERR# C34 PCI_PERR# D34 PCI_STOP# C35 PCI_LOCK# D35 PCI_TRDY# C36 PCI_DEVSEL# D36 PCI_FRAME# C37 PCI_IRDY# D37 PCI_AD16 C38 PCI_C/BE2# D38 PCI_AD18 C39 PCI_AD17 D39 PCI_AD20 C40 PCI_AD19 D40 PCI_AD22 C41 GND (FIXED) D41 GND (FIXED) C42 PCI_AD23 D43 PCI_AD24 C43 PCI_AD23 D43 PCI_AD28 C44 PCI_BE3# D44 PCI_AD28 C45 PCI_AD25 D45 PCI_AD30 C46 PCI_IRQ2# D47 PCI_IRQC# C47 PCI_AD29 D47 PCI_IRQD# C48 PCI_AD31 D48 PCI_C		· · · · · · · · · · · · · · · · · · ·			
C32 PCI_AD14 D32 PCI_PAR C33 PCI_C/BE1# D33 PCI_SERR# C34 PCI_PERR# D34 PCI_STOP# C35 PCI_LOCK# D35 PCI_TRDY# C36 PCI_DEVSEL# D36 PCI_FRAME# C37 PCI_IRDY# D37 PCI_AD16 C38 PCI_C/BE2# D38 PCI_AD18 C39 PCI_AD17 D39 PCI_AD20 C40 PCI_AD19 D40 PCI_AD22 C41 GND (FIXED) D41 GND (FIXED) C42 PCI_AD21 D42 PCI_AD24 C43 PCI_C/BE3# D43 PCI_AD26 C44 PCI_C/BE3# D44 PCI_AD28 C45 PCI_AD25 D45 PCI_AD28 C45 PCI_AD27 D46 PCI_IRQC# C46 PCI_AD29 D47 PCI_IRQC# C48 PCI_AD31 D48 PCI_CLKRUN# C49 PCI_IRQA# D49 NC </td <td></td> <td></td> <td></td> <td></td> <td></td>					
C33 PCI_C/BE1# D33 PCI_SERR# C34 PCI_PERR# D34 PCI_STOP# C35 PCI_LOCK# D35 PCI_TRDY# C36 PCI_DEVSEL# D36 PCI_FRAME# C37 PCI_IRDY# D37 PCI_AD16 C38 PCI_C/BE2# D38 PCI_AD18 C39 PCI_AD17 D39 PCI_AD20 C40 PCI_AD19 D40 PCI_AD22 C41 GND (FIXED) D41 GND (FIXED) C42 PCI_AD23 D43 PCI_AD24 C43 PCI_AD23 D43 PCI_AD26 C44 PCI_C/BE3# D44 PCI_AD28 C45 PCI_AD27 D46 PCI_AD30 C46 PCI_AD27 D46 PCI_IRQC# C47 PCI_AD31 D48 PCI_CLKRUN# C48 PCI_AD31 D48 PCI_CLKRUN#					
C34 PCI_PERR# D34 PCI_STOP# C35 PCI_LOCK# D35 PCI_TRDY# C36 PCI_DEVSEL# D36 PCI_FRAME# C37 PCI_IRDY# D37 PCI_AD16 C38 PCI_C/BE2# D38 PCI_AD18 C39 PCI_AD17 D39 PCI_AD20 C40 PCI_AD19 D40 PCI_AD22 C41 GND (FIXED) D41 GND (FIXED) C42 PCI_AD23 D43 PCI_AD24 C43 PCI_C/BE3# D44 PCI_AD28 C44 PCI_C/BE3# D44 PCI_AD28 C45 PCI_AD27 D46 PCI_AD30 C46 PCI_AD29 D47 PCI_IRQC# C47 PCI_AD31 D48 PCI_CLKRUN# C48 PCI_AD31 D48 PCI_CLKRUN# C49 PCI_IRQA# D49 NC					
C35 PCI_LOCK# D35 PCI_TRDY# C36 PCI_DEVSEL# D36 PCI_FRAME# C37 PCI_IRDY# D37 PCI_AD16 C38 PCI_C/BE2# D38 PCI_AD18 C39 PCI_AD17 D39 PCI_AD20 C40 PCI_AD19 D40 PCI_AD22 C41 GND (FIXED) D41 GND (FIXED) C42 PCI_AD23 D43 PCI_AD24 C43 PCI_AD23 D43 PCI_AD26 C44 PCI_C/BE3# D44 PCI_AD28 C45 PCI_AD25 D45 PCI_AD30 C46 PCI_AD27 D466 PCI_IRQC# C47 PCI_AD29 D47 PCI_IRQD# C48 PCI_AD31 D48 PCI_CLKRUN# C49 PCI_IRQA# D49 NC					
C36 PCI_DEVSEL# D36 PCI_FRAME# C37 PCI_IRDY# D37 PCI_AD16 C38 PCI_C/BE2# D38 PCI_AD18 C39 PCI_AD17 D39 PCI_AD20 C40 PCI_AD19 D40 PCI_AD22 C41 GND (FIXED) D41 GND (FIXED) C42 PCI_AD23 D43 PCI_AD26 C43 PCI_AD23 D44 PCI_AD26 C44 PCI_C/BE3# D44 PCI_AD28 C45 PCI_AD25 D45 PCI_AD30 C46 PCI_AD27 D46 PCI_IRQC# C47 PCI_AD29 D47 PCI_IRQD# C48 PCI_AD31 D48 PCI_CLKRUN# C49 PCI_IRQA# D49 NC					
C37 PCI_IRDY# D37 PCI_AD16 C38 PCI_C/BE2# D38 PCI_AD18 C39 PCI_AD17 D39 PCI_AD20 C40 PCI_AD19 D40 PCI_AD22 C41 GND (FIXED) D41 GND (FIXED) C42 PCI_AD21 D42 PCI_AD26 C43 PCI_AD23 D43 PCI_AD26 C44 PCI_C/BE3# D44 PCI_AD28 C45 PCI_AD25 D45 PCI_AD300 C46 PCI_IRQC# D47 PCI_IRQC# C47 PCI_AD29 D47 PCI_IRQD# C48 PCI_AD31 D48 PCI_CLKRUN# C49 PCI_IRQA# D49 NC					
C38 PCI_C/BE2# D38 PCI_AD18 C39 PCI_AD17 D39 PCI_AD20 C40 PCI_AD19 D40 PCI_AD22 C41 GND (FIXED) D41 GND (FIXED) C42 PCI_AD21 D42 PCI_AD24 C43 PCI_AD23 D43 PCI_AD26 C44 PCI_C/BE3# D44 PCI_AD28 C45 PCI_AD25 D45 PCI_AD30 C46 PCI_IRQC# C47 PCI_AD29 D47 PCI_IRQD# C48 PCI_AD31 D48 PCI_CLKRUN# C49 PCI_IRQA# D49 NC					
C39 PCI_AD17 D39 PCI_AD20 C40 PCI_AD19 D40 PCI_AD22 C41 GND (FIXED) D41 GND (FIXED) C42 PCI_AD21 D42 PCI_AD24 C43 PCI_AD23 D43 PCI_AD26 C44 PCI_C/BE3# D44 PCI_AD28 C45 PCI_AD25 D45 PCI_AD30 C46 PCI_AD27 D46 PCI_IRQC# C47 PCI_AD29 D47 PCI_IRQD# C48 PCI_AD31 D48 PCI_CLKRUN# C49 PCI_IRQA# D49 NC					
C40 PCI_AD19 D40 PCI_AD22 C41 GND (FIXED) D41 GND (FIXED) C42 PCI_AD21 D42 PCI_AD24 C43 PCI_AD23 D43 PCI_AD26 C44 PCI_C/BE3# D44 PCI_AD28 C45 PCI_AD27 D45 PCI_AD30 C46 PCI_AD29 D47 PCI_IRQC# C48 PCI_AD31 D48 PCI_CLKRUN# C49 PCI_IRQA# D49 NC					
C41 GND (FIXED) D41 GND (FIXED) C42 PCI_AD21 D42 PCI_AD24 C43 PCI_AD23 D43 PCI_AD26 C44 PCI_C/BE3# D44 PCI_AD28 C45 PCI_AD25 D45 PCI_AD30 C46 PCI_AD27 D466 PCI_IRQC# C47 PCI_AD29 D47 PCI_IRQD# C48 PCI_AD31 D48 PCI_CLKRUN# C49 PCI_IRQA# D49 NC					
C42 PCI_AD21 D42 PCI_AD24 C43 PCI_AD23 D43 PCI_AD26 C44 PCI_C/BE3# D44 PCI_AD28 C45 PCI_AD25 D45 PCI_AD30 C46 PCI_AD27 D46 PCI_IRQC# C47 PCI_AD29 D47 PCI_IRQD# C48 PCI_AD31 D48 PCI_CLKRUN# C49 PCI_IRQA# D49 NC					**************************************
C43 PCI_AD23 D43 PCI_AD26 C44 PCI_C/BE3# D44 PCI_AD28 C45 PCI_AD25 D45 PCI_AD30 C46 PCI_AD27 D46 PCI_IRQC# C47 PCI_AD29 D47 PCI_IRQD# C48 PCI_AD31 D48 PCI_CLKRUN# C49 PCI_IRQA# D49 NC					
C44 PCI_C/BE3# D44 PCI_AD28 C45 PCI_AD25 D45 PCI_AD30 C46 PCI_AD27 D46 PCI_IRQC# C47 PCI_AD29 D47 PCI_IRQD# C48 PCI_AD31 D48 PCI_CLKRUN# C49 PCI_IRQA# D49 NC					
C45 PCI_AD25 D45 PCI_AD30 C46 PCI_AD27 D46 PCI_IRQC# C47 PCI_AD29 D47 PCI_IRQD# C48 PCI_AD31 D48 PCI_CLKRUN# C49 PCI_IRQA# D49 NC					
C46 PCI_AD27 D46 PCI_IRQC# C47 PCI_AD29 D47 PCI_IRQD# C48 PCI_AD31 D48 PCI_CLKRUN# C49 PCI_IRQA# D49 NC					
C47 PCI_AD29 D47 PCI_IRQD# C48 PCI_AD31 D48 PCI_CLKRUN# C49 PCI_IRQA# D49 NC					
C48 PCI_AD31 D48 PCI_CLKRUN# C49 PCI_IRQA# D49 NC					
C49 PCI_IRQA# D49 NC					······································
	C50	PCI_IRQB#		D50	PCI_CLK



Pin No. Pin No. Pin Name Pin No. Pin Name A51 GND (FIXED) B51 GND (FIXED) A52 PCIE TX5+ (1) B52 PCIE_RX5+ (1) A53 PCIE TX5+ (1) B53 PCIE_RX5+ (1) A54 GPI0 B54 GPO1 A55 PCIE TX4+ B56 PCIE_RX3+ A58 PCIE TX3+ B58 PCIE_RX3+ A59 PCIE TX3- B59 PCIE_RX2+ A61 PCIE_TX2+ B61 PCIE_RX2+ A62 PCIE_TX2+ B62 PCIE_RX2+ A63 PCIE_TX1+ B64 PCIE_RX1+ A64 PCIE_TX1+ B65 PCIE_RX0+ A66 GND B66 WAKE0# A66 PCIE_TX0+ B68 PCIE_RX0- A68 PCIE_TX0- B69 PCIE_RX0- A70 GND (FIXED) B70 GND (FIXED) A71 LVDS_A0+ B71 LVDS_B1+ A73 LVDS_A1+	Row A			Row B		
A52 PCIE_TX5+ (1) B52 PCIE_RX5+ (1) A53 PCIE_TX5- (1) B53 PCIE_RX5+ (1) A54 GPI0 B54 GPO1 A55 PCIE_TX4+ B55 PCIE_RX4+ A56 PCIE_TX3+ B56 PCIE_RX3+ A57 GND B57 GPO2 A58 PCIE_TX3+ B58 PCIE_RX3+ A59 POIE_TX3- B59 PCIE_RX3+ A60 GND (FIXED) B60 GND (FIXED) A61 PCIE_TX2+ B61 PCIE_RX2+ A62 PCIE_TX1+ B64 PCIE_RX1+ A66 GND B66 PCIE_RX0+ A67 GPI2 B67 WAKE1# A68 PCIE_TX0+ B68 PCIE_RX0- A70 GND (FIXED) B70 GND (FIXED) A71 LVDS A0+ B71 LVDS B0+ A73 LVDS A1+ B73 LVDS B1+ A74 LVDS A2+ B76 LVDS B2+ A76 LVDS A3- B79 LVDS B3+ A	Pin No.			Pin No.		
A53 PCIE_TX5- (1) B53 PCIE_RX5- (1) A54 GPI0 B54 GPO1 A55 PCIE_TX4+ B55 PCIE_RX4+ A56 PCIE_TX3- B56 PCIE_RX3+ A57 GND B57 GPO2 A58 PCIE_TX3- B59 PCIE_RX3+ A60 GND (FIXED) B60 GND (FIXED) A61 PCIE_TX2+ B61 PCIE_RX2- A63 GPI1 B63 GPO3 A64 PCIE_TX1+ B66 WAKE0# A65 PCIE_TX1+ B66 WAKE0# A66 GND B66 WAKE0# A67 GPI2 B67 WAKE0# A68 PCIE_TX0+ B68 PCIE_RX0+ A69 PCIE_TX0- B69 PCIE_RX0+ A70 GND (FIXED) B70 GND (FIXED) A71 LVDS_A0+ B71 <lvds_b0+< td=""> A72 A73 LVDS_A1+ B74 LVDS_B1+</lvds_b0+<>	A51			B51		
A54 GPI0 B54 GPO1 A55 PCIE_TX4+ B55 PCIE_RX4+ A56 PCIE_TX3+ B56 PCIE_RX3+ A57 GND B57 GPO2 A58 PCIE_TX3- B59 PCIE_RX3- A60 GND (FIXED) B60 GND (FIXED) A61 PCIE_TX2- B61 PCIE_RX2- A62 PCIE_TX1- B63 GPO3 A64 PCIE_TX1+ B64 PCIE_RX1+ A66 GND B66 PCIE_RX0- A67 GPI2 B67 WAKE1# A68 PCIE_TX0+ B68 PCIE_RX0- A70 GND (FIXED) B70 GND (FIXED) A71 LVDS A0- B72 LVDS B0- A72 LVDS A0- B75 LVDS B1+ A74 LVDS A1- B76 LVDS B2- A77 LVDS A2- B76 LVDS B3- A73 LVDS A2- B76 LVDS B3-	A52	PCIE_TX5+ (1)		B52	PCIE_RX5+ (1)	
A55 PCIE_TX4+ B55 PCIE_RX4+ A56 PCIE_TX3+ B56 PCIE_RX3+ A57 GND B57 GPO2 A58 PCIE_TX3+ B58 PCIE_RX3+ A50 GND (FIXED) B60 GND (FIXED) A61 PCIE_TX2+ B61 PCIE_RX2+ A63 GPI1 B63 GPO3 A64 PCIE_TX1+ B64 PCIE_RX1+ A65 PCIE_TX1+ B64 PCIE_RX1+ A66 GND B66 WAKE0# A67 GPI2 B67 WAKE1# A68 PCIE_TX0- B68 PCIE_RX0- A69 PCIE_TX0- B69 PCIE_RX0- A70 GND (FIXED) B70 GND (FIXED) A71 LVDS_A0+ B71 LVDS_B0- A72 LVDS_A1+ B74 LVDS_B1+ A74 LVDS_A1+ B74 LVDS_B1+ A75 LVDS_A2+ B75 LVDS_B2+	A53			B53	PCIE_RX5- (1)	
A66 PCIE_TX4- B56 PCIE_RX4- A57 GND B57 GPO2 A58 PCIE_TX3- B58 PCIE_RX3- A60 GND (FIXED) B60 GND (FIXED) A61 PCIE_TX2- B61 PCIE_RX2- A62 PCIE_TX1+ B64 PCIE_RX2- A63 GPI1 B63 GPO3 A64 PCIE_TX1+ B66 WAKE0# A65 PCIE_TX1+ B66 PCIE_RX1+ A66 GND B66 WAKE1# A67 GPI2 B67 WAKE1# A68 PCIE_TX0- B68 PCIE_RX0- A70 GND (FIXED) B70 GND (FIXED) A71 LVDS_A0+ B71 LVDS B0+ A73 LVDS_A1+ B73 LVDS B1+ A74 LVDS_A1+ B76 LVDS B2+ A76 LVDS_A2+ B76 LVDS B3- A77 LVDS_A3+ B79 LVDS B3-	A54	GPI0		B54		
A57 GND B57 GPO2 A58 PCIE_TX3+ B58 PCIE_RX3- A59 PCIE_TX2- B59 PCIE_RX2- A60 GND (FIXED) B61 PCIE_RX2- A62 PCIE_TX2- B62 PCIE_RX2- A63 GPI1 B63 GPO3 A64 PCIE_TX1+ B64 PCIE_RX1+ A66 GND B66 WAKE0# A66 GND B66 WAKE1# A68 PCIE_TX0+ B68 PCIE_RX0+ A69 PCIE_TX0- B670 GND (FIXED) A71 LVDS_A0+ B71 LVDS_B0+ A72 LVDS_A0+ B72 LVDS_B0+ A73 LVDS_A1+ B73 LVDS_B2+ A76 LVDS_A2+ B76 LVDS_B2+ A76 LVDS_A3+ B79 LVDS_B3+ A78 LVDS_A3+ B79 LVDS_B3+ A78 LVDS_A2- B76 LVDS_B B2+ <td< td=""><td>A55</td><td>PCIE_TX4+</td><td></td><td>B55</td><td>PCIE_RX4+</td></td<>	A55	PCIE_TX4+		B55	PCIE_RX4+	
A58 PCIE_TX3+ B58 PCIE_RX3- A60 GND (FIXED) B60 GND (FIXED) A61 PCIE_TX2+ B61 PCIE_RX2- A63 GPI1 B63 GPO3 A64 PCIE_TX1+ B65 PCIE_RX2- A63 GPI1 B65 PCIE_RX2- A64 PCIE_TX1+ B65 PCIE_RX1- A66 GND B66 WAKE0# A66 GND B67 WAKE0# A67 GPI2 B67 WAKE0# A68 PCIE_TX0+ B68 PCIE_RX0+ A69 PCIE_TX0- B69 PCIE_RX0- A70 GND (FIXED) B71 LVDS_B0- A71 LVDS_A0+ B71 LVDS_B0- A72 LVDS_A0+ B73 LVDS_B1+ A74 LVDS_A1+ B73 LVDS_B2- A77 LVDS_A2+ B76 LVDS_B3+ A77 LVDS_A3- B79 LVDS_B3- <td< td=""><td>A56</td><td>PCIE_TX4-</td><td></td><td>B56</td><td>PCIE_RX4-</td></td<>	A56	PCIE_TX4-		B56	PCIE_RX4-	
A59 PCIE_TX3- B59 PCIE_RX3- A60 GND (FIXED) B60 GND (FIXED) A61 PCIE_TX2+ B62 PCIE_RX2+ A62 PCIE_TX1+ B63 GPO3 A64 PCIE_TX1+ B65 PCIE_RX1+ A65 PCIE_TX0+ B66 WAKE0# A66 GND B66 WAKE0# A67 GPI2 B67 WAKE1# A68 PCIE_TX0+ B68 PCIE_RX0- A69 PCIE_TX0- B69 PCIE_RX0- A71 LVDS_A0+ B71 LVDS_B0- A72 LVDS_A1+ B73 LVDS_B1- A73 LVDS_A1- B74 LVDS_B2- A76 LVDS_A2- B76 LVDS_B2- A77 LVDS_A3- B79 LVDS_B3- A79 LVDS_A3- B79 LVDS_B4- A71 LVDS_A2- B76 LVDS_B4- A83 LVDS_A2- B76 LVDS_B4-	A57			B57		
A60 GND (FIXED) B60 GND (FIXED) A61 PCIE_TX2+ B61 PCIE_RX2+ A62 PCIE_TX2+ B62 PCIE_RX2- A63 GPI1 B63 GPO3 A64 PCIE_TX1+ B66 WAKE0# A66 GND B66 WAKE0# A66 GND B67 WAKE0# A68 PCIE_TX0+ B68 PCIE_RX0+ A68 PCIE_TX0- B69 PCIE_RX0- A70 GND (FIXED) B70 GND (FIXED) A71 LVDS_A0+ B71 LVDS_B0+ A72 LVDS_A1+ B73 LVDS_B1+ A74 LVDS_A2+ B75 LVDS_B2+ A77 LVDS_A2+ B76 LVDS_B3+ A77 LVDS_A2+ B76 LVDS_B3+ A77 LVDS_A3+ B78 LVDS_B4+ A80 GND (FIXED) B80 GND (FIXED) A81 LVDS_A CK+ B82 LVDS_B CK+	A58	PCIE_TX3+		B58	PCIE_RX3+	
A61 PCIE_TX2+ B61 PCIE_RX2+ A62 PCIE_TX2- B62 PCIE_RX2- A63 GPI1 B63 GPO3 A64 PCIE_TX1+ B664 PCIE_RX1- A65 PCIE_TX1- B65 PCIE_RX1- A66 GND B667 WAKE0# A67 GPI2 B67 WAKE1# A68 PCIE_TX0- B69 PCIE_RX0- A69 PCIE_TX0- B69 PCIE_RX0- A70 GND (FIXED) B70 GND (FIXED) A71 LVDS_A0- B71 LVDS_B0- A73 LVDS_A1- B74 LVDS_B1+ A74 LVDS_A2- B76 LVDS_B3+ A76 LVDS_A3- B79 LVDS_B4+ A76 LVDS_A3- B79 LVDS_BC+ A77 LVDS_AC+ B81 LVDS_B C+ A81 LVDS_AC+ B82 LVDS_BC+ A78 LVDS_AC+ B82 LVDS_BC+	A59	PCIE_TX3-		B59	PCIE_RX3-	
A62 PCIE_TX2- B62 PCIE_RX2- A63 GP11 B63 GPO3 A64 PCIE_TX1+ B66 GPCIE_RX1+ A66 GND B66 WAKE0# A66 GND B66 WAKE0# A67 GPI2 B67 WAKE1# A68 PCIE_TX0+ B68 PCIE_RX0+ A69 PCIE_TX0- B69 PCIE_RX0+ A70 GND (FIXED) B70 GND (FIXED) A71 LVDS_A0+ B71 LVDS_B0+ A72 LVDS_A1+ B73 LVDS_B1+ A74 LVDS_A2+ B75 LVDS_B2+ A76 LVDS_A2+ B77 LVDS_B3+ A78 LVDS_A3+ B78 LVDS_B3+ A78 LVDS_A3- B79 LVDS_B CK+ A80 GND (FIXED) B80 GND (FIXED) A81 LVDS_A CK+ B81 LVDS_B CK+ A82 LVDS_A CK+ B82 LVDS_S BCK+ <t< td=""><td>A60</td><td>GND (FIXED)</td><td></td><td>B60</td><td>GND (FIXED)</td></t<>	A60	GND (FIXED)		B60	GND (FIXED)	
A63 GPI1 B63 GPO3 A64 PCIE_TX1+ B64 PCIE_RX1+ A65 PCIE_TX1- B65 PCIE_RX1+ A66 GND B66 WAKE0# A67 GPI2 B67 WAKE1# A68 PCIE_TX0+ B68 PCIE_RX0+ A69 PCIE_TX0+ B68 PCIE_RX0- A70 GND (FIXED) B70 GND (FIXED) A71 LVDS_A0+ B71 LVDS_B1+ A72 LVDS_A1+ B73 LVDS_B1+ A74 LVDS_A1+ B76 LVDS_B2+ A76 LVDS_A2+ B76 LVDS_B3+ A78 LVDS_A3+ B77 LVDS_B3+ A78 LVDS_A3- B77 LVDS_B CK- A80 GND (FIXED) B80 GND (FIXED) A81 LVDS_B CCK+ B83 LVDS_B CK+ A82 LVDS_ACK+ B83 LVDS_B CK+ A84 LVDS_IC_DAT B84 VCC_5V_SBY </td <td>A61</td> <td>PCIE_TX2+</td> <td></td> <td>B61</td> <td>PCIE_RX2+</td>	A61	PCIE_TX2+		B61	PCIE_RX2+	
A64 PCIE_TX1+ B64 PCIE_RX1+ A65 PCIE_TX1- B65 PCIE_RX1- A66 GND B67 WAKE0# A67 GPI2 B67 WAKE1# A68 PCIE_TX0+ B68 PCIE_RX0- A69 PCIE_TX0- B69 PCIE_RX0- A70 GND (FIXED) B71 LVDS_B0- A71 LVDS_A0+ B71 LVDS_B0- A72 LVDS_A0- B72 LVDS_B1+ A74 LVDS_A1+ B73 LVDS_B1+ A75 LVDS_A2+ B76 LVDS_B2+ A76 LVDS_A3+ B77 LVDS_B3+ A77 LVDS_A3+ B78 LVDS_B CK+ A80 GND (FIXED) B80 GND (FIXED) A81 LVDS_A_CK+ B81 LVDS_B CK+ A82 LVDS_A_CK+ B83 LVDS_B CK+ A83 LVDS_BC_DAT B84 VCC_5V_SBY A84 VCC_5V_SBY B85 VCC_5V_SBY <td>A62</td> <td></td> <td></td> <td>B62</td> <td>PCIE_RX2-</td>	A62			B62	PCIE_RX2-	
A65 PCIE_TX1- B65 PCIE_RX1- A66 GND B66 WAKE0# A67 GPI2 B67 WAKE1# A68 PCIE_TX0+ B68 PCIE_RX0+ A69 PCIE_TX0- B69 PCIE_RX0- A70 GND (FIXED) B70 GND (FIXED) A71 LVDS_A0+ B71 LVDS_B0- A72 LVDS_A0+ B73 LVDS_B0- A72 LVDS_A1- B74 LVDS_B1- A74 LVDS_A1- B74 LVDS_B2- A76 LVDS_A2+ B75 LVDS_B2- A77 LVDS_B3+ B78 LVDS_B3+ A78 LVDS_A3- B79 LVDS_BKLT_EN A80 GND (FIXED) B80 GND (FIXED) A81 LVDS_A_CK+ B81 LVDS_BKLT_CTRL A84 LVDS_A_CK+ B83 LVDS_BKLT_CTRL A84 LVDS_A_CK+ B83 LVDS_BKLT_CTRL A85 GPI3 B85 VCC_5	A63			B63		
A66 GND B66 WAKE0# A67 GPI2 B67 WAKE1# A68 PCIE_TX0+ B68 PCIE_RX0+ A69 PCIE_TX0- B69 PCIE_RX0- A70 GND (FIXED) B70 GND (FIXED) A71 LVDS_A0+ B71 LVDS_B0+ A72 LVDS_A0- B72 LVDS_B0- A73 LVDS_A1+ B73 LVDS_B1+ A74 LVDS_A1- B74 LVDS_B2+ A75 LVDS_A2+ B76 LVDS_B3+ A77 LVDS_A3+ B77 LVDS_B3+ A78 LVDS_A3+ B78 LVDS_B CK+ A80 GND (FIXED) B80 GND (FIXED) A81 LVDS_A_CK+ B82 LVDS_B CK- A83 LVDS_IZC_CK B83 LVDS_B CK+ A84 LVDS_IZC_DAT B84 VCC_5V_SBY A86 GPI3 B87 VCC_5V_SBY A86 GPI3 B87 VCC_5V_SBY	A64			B64		
A67 GPI2 B67 WAKE1# A68 PCIE_TX0+ B68 PCIE_RX0+ A69 PCIE_RX0- B69 PCIE_RX0- A70 GND (FIXED) B70 GND (FIXED) A71 LVDS_A0+ B71 LVDS_B0+ A72 LVDS_A0- B72 LVDS_B1+ A74 LVDS_A1+ B73 LVDS_B1+ A74 LVDS_A2+ B75 LVDS_B2+ A76 LVDS_A2+ B76 LVDS_B3+ A77 LVDS_VDD_EN B77 LVDS_B3+ A78 LVDS_A3+ B78 LVDS_B3+ A79 LVDS_ACK+ B80 GND (FIXED) A80 GND (FIXED) B80 GND (FIXED) A81 LVDS_ACK+ B82 LVDS_BCK+ A82 LVDS_ACK+ B83 LVDS_BCK+ A83 LVDS_BCC B83 LVDS_BCK+ A84 LVDS_BCK+ B85 VCC_5V_SBY A86 KBD_A20GATE B87 VCC_5V	A65	PCIE_TX1-		B65	PCIE_RX1-	
A68 PCIE_TX0+ B68 PCIE_RX0+ A69 PCIE_TX0- B69 PCIE_RX0- A70 GND (FIXED) B70 GND (FIXED) A71 LVDS_A0+ B71 LVDS_B0+ A72 LVDS_A0- B72 LVDS_B0+ A73 LVDS_A1+ B73 LVDS_B1+ A74 LVDS_A1+ B74 LVDS_B1+ A75 LVDS_A2+ B76 LVDS_B2+ A76 LVDS_A2+ B76 LVDS_B3+ A77 LVDS_A3+ B77 LVDS_BKLT_EN A78 LVDS_A3+ B80 GND (FIXED) A80 GND (FIXED) B80 GND (FIXED) A81 LVDS_ACK+ B82 LVDS_BCK+ A82 LVDS_ACK+ B82 LVDS_BCK+ A83 LVDS_I2C_DAT B84 VCC_5V_SBY A84 LVDS_I2C_DAT B84 VCC_5V_SBY A85 GPI3 B85 VCC_5V_SBY A86 KBD_RST# B86 <	A66	GND		B66		
A69 PCIE_TX0- B69 PCIE_RX0- A70 GND (FIXED) B70 GND (FIXED) A71 LVDS_A0+ B71 LVDS_B0+ A72 LVDS_A0- B72 LVDS_B0- A73 LVDS_A1+ B73 LVDS_B1- A74 LVDS_A1+ B74 LVDS_B1- A75 LVDS_A2+ B76 LVDS_B2+ A76 LVDS_A2+ B76 LVDS_B3+ A77 LVDS_A3+ B77 LVDS_B3+ A78 LVDS_A3+ B79 LVDS_BCK+ A80 GND (FIXED) B80 GND (FIXED) A81 LVDS_A_CK+ B82 LVDS_BCK+ A82 LVDS_A_CK+ B83 LVDS_BKLT_CTRL A84 LVDS_I2C_DAT B84 VCC_5V_SBY A85 GPI3 B85 VCC_5V_SBY A86 KBD_A20GATE B87 VCC_5V_SBY A88 PCIE0_CK_REF+ B88 RSVD A89 PCIE0_CK_REF+ B89				B67		
A70 GND (FIXED) B70 GND (FIXED) A71 LVDS_A0+ B71 LVDS_B0+ A72 LVDS_A1+ B73 LVDS_B1+ A74 LVDS_A1+ B73 LVDS_B1+ A74 LVDS_A2+ B76 LVDS_B2+ A76 LVDS_A2+ B76 LVDS_B2+ A76 LVDS_MD_EN B77 LVDS_B3+ A78 LVDS_A3+ B78 LVDS_B3+ A78 LVDS_A3- B79 LVDS_BCK+ A80 GND (FIXED) B80 GND (FIXED) A81 LVDS_A_CK+ B81 LVDS_B_CK+ A82 LVDS_A_CK+ B83 LVDS_BCK+ A83 LVDS_I2C_CK B83 LVDS_BCK+ A84 LVDS_I2C_DAT B84 VCC_5V_SBY A86 KBD_RST# B86 VCC_5V_SBY A88 PCIEO_CK_REF+ B89 VGA_GRN A90 GND (FIXED) B90 GND (FIXED) A93 GPO0 B93						
A71 LVDS_A0+ B71 LVDS_B0+ A72 LVDS_A0- B72 LVDS_B0- A73 LVDS_A1+ B73 LVDS_B1+ A74 LVDS_A1- B74 LVDS_B1- A75 LVDS_A2+ B75 LVDS_B2+ A76 LVDS_A2+ B76 LVDS_B3+ A77 LVDS_A3+ B77 LVDS_B3+ A78 LVDS_A3+ B79 LVDS_BKLT_EN A80 GND (FIXED) B80 GND (FIXED) A81 LVDS_A_CK+ B81 LVDS_B_CK+ A82 LVDS_A_CK+ B83 LVDS_BCK+ A83 LVDS_I2C_OK B83 LVDS_BY A84 LVDS_I2C_OK B83 LVDS_BY A85 GPI3 B85 VCC_5V_SBY A86 KBD_RST# B86 VCC_5V_SBY A87 KBD_A20GATE B87 VCC_5V_SBY A88 PCIE0_CK_REF+ B88 RSVD A90 GND (FIXED) B90 GA_R	A69	PCIE_TX0-		B69	PCIE_RX0-	
A72 LVDS_A0- B72 LVDS_B0- A73 LVDS_A1+ B73 LVDS_B1+ A74 LVDS_A1- B74 LVDS_B1- A75 LVDS_A2- B76 LVDS_B2- A77 LVDS_VDD_EN B77 LVDS_B3+ A78 LVDS_A3+ B78 LVDS_B3- A79 LVDS_A3- B79 LVDS_BKLT_EN A80 GND (FIXED) B80 GND (FIXED) A81 LVDS_B_CK+ B81 LVDS_B_CK+ A82 LVDS_B_CK- B82 LVDS_BY A83 LVDS_I2C_DAT B84 VCC_5V_SBY A84 LVDS_I2C_DAT B84 VCC_5V_SBY A85 GPI3 B85 VCC_5V_SBY A86 KBD_RST# B86 VCC_5V_SBY A87 KBD_A20GATE B87 VCC_5V_SBY A88 PCIE0_CK_REF- B89 VGA_GRN A90 GND (FIXED) B90 GND (FIXED) A91 RSVD B93	A70			B70	GND (FIXED)	
A72 LVDS_A0- B72 LVDS_B0- A73 LVDS_A1+ B73 LVDS_B1+ A74 LVDS_A1- B74 LVDS_B1- A75 LVDS_A2- B76 LVDS_B2- A77 LVDS_VDD_EN B77 LVDS_B3+ A78 LVDS_A3+ B78 LVDS_B3- A79 LVDS_A3- B79 LVDS_BKLT_EN A80 GND (FIXED) B80 GND (FIXED) A81 LVDS_B_CK+ B81 LVDS_B_CK+ A82 LVDS_B_CK- B82 LVDS_BY A83 LVDS_I2C_DAT B84 VCC_5V_SBY A84 LVDS_I2C_DAT B84 VCC_5V_SBY A85 GPI3 B85 VCC_5V_SBY A86 KBD_RST# B86 VCC_5V_SBY A87 KBD_A20GATE B87 VCC_5V_SBY A88 PCIE0_CK_REF- B89 VGA_GRN A90 GND (FIXED) B90 GND (FIXED) A91 RSVD B93	A71	LVDS_A0+		B71	LVDS_B0+	
A74 LVDS_A1- B74 LVDS_B1- A75 LVDS_A2+ B75 LVDS_B2+ A76 LVDS_VDD_EN B77 LVDS_B3+ A77 LVDS_A3- B77 LVDS_B3- A79 LVDS_A3- B79 LVDS_BKLT_EN A80 GND (FIXED) B80 GND (FIXED) A81 LVDS_A_CK+ B81 LVDS_B_CK+ A82 LVDS_A_CK- B82 LVDS_B_CK+ A83 LVDS_B12C_DAT B84 VCC_5V_SBY A84 LVDS_B2C_DAT B84 VCC_5V_SBY A85 GPI3 B85 VCC_5V_SBY A86 KBD_RST# B86 VCC_5V_SBY A87 KBD A20GATE B87 VCC_5V_SBY A88 PCIE0_CK_REF+ B88 RSVD A90 GND (FIXED) B90 GND (FIXED) A91 RSVD B91 VGA_GRN A92 RSVD B93 VGA_GRN A94 RSVD B93 VG	A72	LVDS_A0-		B72	LVDS_B0-	
A75 LVDS_A2+ B75 LVDS_B2+ A76 LVDS_VDD_EN B77 LVDS_B3+ A77 LVDS_A3+ B78 LVDS_B3+ A78 LVDS_A3+ B79 LVDS_BKLT_EN A80 GND (FIXED) B80 GND (FIXED) A81 LVDS_A_CK+ B81 LVDS_B_CK+ A82 LVDS_A_CK+ B81 LVDS_B_CK+ A83 LVDS_I2C_CK B83 LVDS_BKLT_CTRL A84 LVDS_I2C_DAT B84 VCC_5V_SBY A85 GPI3 B85 VCC_5V_SBY A86 KBD_RST# B86 VCC_5V_SBY A87 KBD_A20GATE B87 VCC_5V_SBY A88 PCIE0_CK_REF+ B88 RSVD A89 PCIE0_CK_REF- B89 VGA_GRN A91 RSVD B91 VGA_GRN A93 GPO0 B93 VGA_GRN A94 RSVD B94 VGA_ISTNC A98 VCC_12V B97 TV	A73	LVDS_A1+		B73	LVDS_B1+	
A76 LVDS_A2- B76 LVDS_B2- A77 LVDS_VDD_EN B77 LVDS_B3+ A78 LVDS_A3+ B78 LVDS_B3- A79 LVDS_A3- B79 LVDS_BKLT_EN A80 GND (FIXED) B80 GND (FIXED) A81 LVDS_A_CK+ B81 LVDS_B_CK+ A82 LVDS_A_CK- B82 LVDS_B_CK- A83 LVDS_I2C_DAT B84 VCC_5V_SBY A84 LVDS_I2C_DAT B84 VCC_5V_SBY A85 GPI3 B85 VCC_5V_SBY A86 KBD_RST# B86 VCC_5V_SBY A87 KBD_A20GATE B87 VCC_5V_SBY A88 PCIE0_CK_REF+ B88 RSVD A90 GND (FIXED) B90 GND (FIXED) A91 RSVD B91 VGA_GRN A92 RSVD B93 VGA_HSYNC A94 RSVD B94 VGA_I2C_DK A95 RSVD B96 VGA	A74	LVDS_A1-		B74	LVDS_B1-	
A77 LVDS_VDD_EN B77 LVDS_B3+ A78 LVDS_A3+ B78 LVDS_B3- A79 LVDS_A3- B79 LVDS_BKLT_EN A80 GND (FIXED) B80 GND (FIXED) A81 LVDS_A_CK+ B81 LVDS_B_CK+ A82 LVDS_A_CK- B82 LVDS_B_CK- A83 LVDS_I2C_DAT B84 VCC_5V_SBY A85 GPI3 B85 VCC_5V_SBY A86 KBD_RST# B86 VCC_5V_SBY A87 KBD_A20GATE B87 VCC_5V_SBY A88 PCIE0_CK_REF- B89 VGA_RED A90 GND (FIXED) B90 GND (FIXED) A91 RSVD B91 VGA_GRN A92 RSVD B92 VGA_BLU A93 GP00 B93 VGA_ISVNC A94 RSVD B95 VGA_IC_C_KK A96 GND B96 VGA_IC_C_CK A98 VCC_12V B97 TV_DAC_A<	A75	LVDS_A2+		B75	LVDS_B2+	
A78 LVDS_A3+ B78 LVDS_B3- A79 LVDS_A3- B79 LVDS_BKLT_EN A80 GND (FIXED) B80 GND (FIXED) A81 LVDS_A_CK+ B81 LVDS_B_CK- A82 LVDS_B_CK- B83 LVDS_B_CK- A83 LVDS_I2C_DAT B84 VCC_5V_SBY A85 GPI3 B85 VCC_5V_SBY A86 KBD_RST# B86 VCC_5V_SBY A87 KBD_A20GATE B87 VCC_5V_SBY A88 PCIE0_CK_REF+ B88 RSVD A89 PCIE0_CK_REF+ B89 VGA_GRN A90 GND (FIXED) B90 GND (FIXED) A91 RSVD B91 VGA_GRN A92 RSVD B93 VGA_ISVNC A94 RSVD B94 VGA_VSYNC A98 VCC_12V B97 TV_DAC_A A98 VCC_12V B98 TV_DAC_A A98 VCC_12V B98 VCA_I2C_	A76	LVDS_A2-		B76	LVDS_B2-	
A79 LVDS_A3- B79 LVDS_BKLT_EN A80 GND (FIXED) B80 GND (FIXED) A81 LVDS_A_CK+ B81 LVDS_B_CK+ A82 LVDS_A_CK- B82 LVDS_B_CK+ A82 LVDS_B_I2C_CK B83 LVDS_BKLT_CTRL A84 LVDS_I2C_DAT B84 VCC_5V_SBY A85 GPI3 B85 VCC_5V_SBY A86 KBD_RST# B86 VCC_5V_SBY A86 KBD_A20GATE B87 VCC_5V_SBY A87 KBD_A20GATE B87 VCC_5V_SBY A88 PCIE0_CK_REF+ B88 RSVD A89 PCIE0_CK_REF- B89 VGA_RED A91 RSVD B91 VGA_GRN A92 RSVD B92 VGA_BLU A93 GPO0 B93 VGA_ISC_CK A94 RSVD B95 VGA_I2C_DAT A95 RSVD B96 VGA_ISC_CC A100 GND B100 GN	A77	LVDS_VDD_EN		B77	LVDS_B3+	
A80 GND (FIXED) B80 GND (FIXED) A81 LVDS_A_CK+ B81 LVDS_B_CK+ A82 LVDS_A_CK- B82 LVDS_B_CK+ A82 LVDS_B_I2C_CK B83 LVDS_BKLT_CTRL A84 LVDS_I2C_DAT B84 VCC_5V_SBY A85 GPI3 B85 VCC_5V_SBY A86 KBD_RST# B86 VCC_5V_SBY A86 KBD_A20GATE B87 VCC_5V_SBY A87 KBD_A20GATE B87 VCC_5V_SBY A88 PCIE0_CK_REF+ B88 RSVD A89 PCIE0_CK_REF- B89 VGA_RED A91 RSVD B91 VGA_GRN A92 RSVD B92 VGA_BLU A93 GPO0 B93 VGA_ISC_CK A94 RSVD B94 VGA_VSYNC A95 RSVD B95 VGA_I2C_DAT A96 GND B96 VGA_I2C_DAT A97 VCC_12V B99 TV_DAC_	A78	LVDS_A3+		B78	LVDS_B3-	
A81 LVDS_A_CK+ B81 LVDS_B_CK+ A82 LVDS_A_CK- B82 LVDS_B_CK- A83 LVDS_B_I2C_CK B83 LVDS_BCK- A84 LVDS_BI2C_DAT B84 VCC_5V_SBY A85 GPI3 B85 VCC_5V_SBY A86 KBD_RST# B86 VCC_5V_SBY A87 KBD_A20GATE B87 VCC_5V_SBY A88 PCIE0_CK_REF+ B88 RSVD A89 PCIE0_CK_REF- B89 VGA_RED A90 GND (FIXED) B91 VGA_GRN A92 RSVD B92 VGA_BLU A93 GPO0 B933 VGA_ISVNC A94 RSVD B94 VGA_VSYNC A95 RSVD B97 TV_DAC_A A98 VCC_12V B97 TV_DAC_B A99 VCC_12V B99 TV_DAC_B A98 VCC_12V B99 TV_DAC_A A100 GND (FIXED) B101 VCC_12V	A79			B79	LVDS_BKLT_EN	
A82 LVDS_A_CK- B82 LVDS_B_CK- A83 LVDS_I2C_CK B83 LVDS_BKLT_CTRL A84 LVDS_I2C_DAT B84 VCC_5V_SBY A85 GPI3 B85 VCC_5V_SBY A86 KBD_RST# B86 VCC_5V_SBY A87 KBD_A20GATE B87 VCC_5V_SBY A88 PCIE0_CK_REF+ B88 RSVD A89 PCIE0_CK_REF- B89 VGA_RED A90 GND (FIXED) B90 GND (FIXED) A91 RSVD B91 VGA_GRN A92 RSVD B91 VGA_GRN A93 GPO0 B93 VGA_ISTNC A94 RSVD B94 VGA_VSYNC A95 RSVD B95 VGA_I2C_DAT A97 VCC_12V B97 TV_DAC_B A98 VCC_12V B99 TV_DAC_B A100 GND (FIXED) B100 GND (FIXED) A101 VCC_12V B101 VCC_12V </td <td>A80</td> <td>GND (FIXED)</td> <td></td> <td>B80</td> <td>GND (FIXED)</td>	A80	GND (FIXED)		B80	GND (FIXED)	
A83 LVDS_I2C_CK B83 LVDS_BKLT_CTRL A84 LVDS_I2C_DAT B84 VCC_5V_SBY A85 GPI3 B85 VCC_5V_SBY A86 KBD_RST# B86 VCC_5V_SBY A87 KBD_A20GATE B87 VCC_5V_SBY A87 KBD_A20GATE B87 VCC_5V_SBY A88 PCIE0_CK_REF+ B88 RSVD A89 PCIE0_CK_REF- B89 VGA_RED A91 RSVD B91 VGA_GRN A92 RSVD B92 VGA_BLU A93 GPO0 B93 VGA_ISVC A94 RSVD B94 VGA_VGA_GRN A95 RSVD B95 VGA_I2C_DAT A96 GND B96 VGA_I2C_DAT A97 VCC_12V B97 TV_DAC_A A98 VCC_12V B98 TV_DAC_B A100 GND (FIXED) B100 GND (FIXED) A100 GND (FIXED) B101 VCC_12V <td>A81</td> <td>LVDS_A_CK+</td> <td></td> <td>B81</td> <td>LVDS_B_CK+</td>	A81	LVDS_A_CK+		B81	LVDS_B_CK+	
A84 LVDS_I2C_DAT B84 VCC_5V_SBY A85 GPI3 B85 VCC_5V_SBY A86 KBD_RST# B86 VCC_5V_SBY A87 KBD_A20GATE B87 VCC_5V_SBY A87 KBD_A20GATE B87 VCC_5V_SBY A88 PCIE0_CK_REF+ B88 RSVD A89 PCIE0_CK_REF- B89 VGA_RED A90 GND (FIXED) B90 GND (FIXED) A91 RSVD B91 VGA_GRN A92 RSVD B92 VGA_BLU A93 GPO0 B93 VGA_ISYNC A94 RSVD B94 VGA_CC_KK A95 RSVD B95 VGA_I2C_DAT A96 GND B96 VGA_I2C_DAT A97 VCC_12V B97 TV_DAC_A A98 VCC_12V B98 TV_DAC_B A100 GND (FIXED) B100 GND (FIXED) A100 GND (FIXED) B101 VCC_12V	A82	LVDS_A_CK-		B82		
A85 GPI3 B85 VCC_5V_SBY A86 KBD_RST# B86 VCC_5V_SBY A87 KBD_A20GATE B87 VCC_5V_SBY A87 KBD_A20GATE B87 VCC_5V_SBY A88 PCIE0_CK_REF+ B88 RSVD A89 PCIE0_CK_REF- B89 VGA_RED A90 GND (FIXED) B90 GND (FIXED) A91 RSVD B91 VGA_GRN A92 RSVD B92 VGA_BLU A93 GPO0 B93 VGA_ISYNC A94 RSVD B95 VGA_ISC_CK A95 RSVD B95 VGA_ICC_KK A96 GND B96 VGA_ICC_AK A97 VCC_12V B98 TV_DAC_A A98 VCC_12V B99 TV_DAC_CA A100 GND (FIXED) B100 GND (FIXED) A100 GND (FIXED) B101 VCC_12V A98 VCC_12V B102 VCC_12V	A83	LVDS_I2C_CK		B83	LVDS_BKLT_CTRL	
A86 KBD_RST# B86 VCC_5V_SBY A87 KBD_A20GATE B87 VCC_5V_SBY A88 PCIE0_CK_REF+ B88 RSVD A89 PCIE0_CK_REF- B89 VGA_RED A90 GND (FIXED) B91 VGA_RED A91 RSVD B91 VGA_GRN A92 RSVD B92 VGA_BLU A93 GPO0 B93 VGA_HSYNC A94 RSVD B94 VGA_VSYNC A95 RSVD B95 VGA_I2C_CK A96 GND B96 VGA_I2C_DAT A97 VCC_12V B97 TV_DAC_A A98 VCC_12V B99 TV_DAC_C A100 GND (FIXED) B100 GND (FIXED) A101 VCC_12V B99 TV_DAC_C A102 VCC_12V B103 VCC_12V A103 VCC_12V B103 VCC_12V A104 VCC_12V B106 VCC_12V	A84	LVDS_I2C_DAT		B84		
A87 KBD_A20GATE B87 VCC_5V_SBY A88 PCIE0_CK_REF+ B88 RSVD A89 PCIE0_CK_REF- B89 VGA_RED A90 GND (FIXED) B90 GND (FIXED) A91 RSVD B91 VGA_GRN A92 RSVD B92 VGA_BLU A93 GPO0 B93 VGA_HSYNC A94 RSVD B94 VGA_VSYNC A95 RSVD B95 VGA_I2C_CK A96 GND B96 VGA_I2C_DAT A97 VCC_12V B97 TV_DAC_A A98 VCC_12V B99 TV_DAC_C A100 GND (FIXED) B100 GND (FIXED) A101 VCC_12V B101 VCC_12V A102 VCC_12V B103 VCC_12V A103 VCC_12V B103 VCC_12V A104 VCC_12V B105 VCC_12V A104 VCC_12V B107 VCC_12V	A85			B85	VCC_5V_SBY	
A88 PCIE0_CK_REF+ B88 RSVD A89 PCIE0_CK_REF- B89 VGA_RED A90 GND (FIXED) B90 GND (FIXED) A91 RSVD B91 VGA_GRN A92 RSVD B91 VGA_GRN A93 GPO0 B93 VGA_HSYNC A94 RSVD B94 VGA_VSYNC A95 RSVD B95 VGA_I2C_CK A96 GND B96 VGA_I2C_DAT A97 VCC_12V B97 TV_DAC_A A98 VCC_12V B98 TV_DAC_B A100 GND (FIXED) B100 GND (FIXED) A101 VCC_12V B99 TV_DAC_C A100 GND (FIXED) B101 VCC_12V A102 VCC_12V B103 VCC_12V A103 VCC_12V B103 VCC_12V A104 VCC_12V B105 VCC_12V A105 VCC_12V B107 VCC_12V A		KBD_RST#		B86		
A89 PCIE0_CK_REF- B89 VGA_RED A90 GND (FIXED) B90 GND (FIXED) A91 RSVD B91 VGA_GRN A92 RSVD B91 VGA_GRN A93 GPO0 B93 VGA_HSYNC A94 RSVD B94 VGA_YSYNC A95 RSVD B95 VGA_I2C_CK A96 GND B96 VGA_I2C_DAT A97 VCC_12V B97 TV_DAC_A A98 VCC_12V B98 TV_DAC_B A99 VCC_12V B99 TV_DAC_C A100 GND (FIXED) B100 GND (FIXED) A101 VCC_12V B101 VCC_12V A102 VCC_12V B103 VCC_12V A103 VCC_12V B103 VCC_12V A104 VCC_12V B105 VCC_12V A105 VCC_12V B107 VCC_12V A106 VCC_12V B107 VCC_12V	A87			B87	VCC_5V_SBY	
A90 GND (FIXED) B90 GND (FIXED) A91 RSVD B91 VGA_GRN A92 RSVD B92 VGA_BLU A93 GP00 B93 VGA_HSYNC A94 RSVD B94 VGA_VSYNC A95 RSVD B95 VGA_I2C_CK A96 GND B96 VGA_I2C_DAT A97 VCC_12V B97 TV_DAC_A A98 VCC_12V B98 TV_DAC_B A99 VCC_12V B99 TV_DAC_CA A100 GND (FIXED) B100 GND (FIXED) A101 VCC_12V B101 VCC_12V A102 VCC_12V B102 VCC_12V A103 VCC_12V B103 VCC_12V A104 VCC_12V B104 VCC_12V A105 VCC_12V B107 VCC_12V A106 VCC_12V B107 VCC_12V A106 VCC_12V B107 VCC_12V <	A88	PCIE0_CK_REF+		B88		
A91 RSVD B91 VGA_GRN A92 RSVD B92 VGA_BLU A93 GPO0 B93 VGA_HSYNC A94 RSVD B94 VGA_VSYNC A95 RSVD B95 VGA_I2C_CK A96 GND B96 VGA_I2C_DAT A97 VCC_12V B97 TV_DAC_A A98 VCC_12V B98 TV_DAC_C A100 GND (FIXED) B100 GND (FIXED) A101 VCC_12V B101 VCC_12V A102 VCC_12V B102 VCC_12V A103 VCC_12V B103 VCC_12V A104 VCC_12V B105 VCC_12V A105 VCC_12V B106 VCC_12V A104 VCC_12V B106 VCC_12V A105 VCC_12V B106 VCC_12V A106 VCC_12V B107 VCC_12V A106 VCC_12V B107 VCC_12V A10	A89	PCIE0_CK_REF-		B89	VGA_RED	
A92 RSVD B92 VGA_BLU A93 GPO0 B93 VGA_HSYNC A94 RSVD B94 VGA_VSYNC A95 RSVD B95 VGA_I2C_CK A96 GND B96 VGA_I2C_DAT A97 VCC_12V B97 TV_DAC_B A98 VCC_12V B98 TV_DAC_C A100 GND (FIXED) B100 GND (FIXED) A101 VCC_12V B99 TV_DAC_C A102 VCC_12V B101 VCC_12V A103 VCC_12V B102 VCC_12V A104 VCC_12V B103 VCC_12V A105 VCC_12V B105 VCC_12V A104 VCC_12V B106 VCC_12V A105 VCC_12V B106 VCC_12V A106 VCC_12V B107 VCC_12V A107 VCC_12V B107 VCC_12V A106 VCC_12V B107 VCC_12V <t< td=""><td></td><td>GND (FIXED)</td><td></td><td>B90</td><td>GND (FIXED)</td></t<>		GND (FIXED)		B90	GND (FIXED)	
A93 GPO0 B93 VGA_HSYNC A94 RSVD B94 VGA_VSYNC A95 RSVD B95 VGA_I2C_CK A96 GND B96 VGA_I2C_DAT A97 VCC_12V B97 TV_DAC_A A98 VCC_12V B98 TV_DAC_B A99 VCC_12V B99 TV_DAC_C A100 GND (FIXED) B100 GND (FIXED) A101 VCC_12V B101 VCC_12V A102 VCC_12V B102 VCC_12V A103 VCC_12V B103 VCC_12V A104 VCC_12V B104 VCC_12V A105 VCC_12V B106 VCC_12V A106 VCC_12V B106 VCC_12V A106 VCC_12V B107 VCC_12V A108 VCC_12V B108 VCC_12V A108 VCC_12V B108 VCC_12V	A91	RSVD		B91		
A94 RSVD B94 VGA_VSYNC A95 RSVD B95 VGA_I2C_CK A96 GND B96 VGA_I2C_DAT A97 VCC_12V B97 TV_DAC_A A98 VCC_12V B98 TV_DAC_B A99 VCC_12V B99 TV_DAC_C A100 GND (FIXED) B100 GND (FIXED) A101 VCC_12V B101 VCC_12V A102 VCC_12V B103 VCC_12V A103 VCC_12V B103 VCC_12V A104 VCC_12V B104 VCC_12V A105 VCC_12V B105 VCC_12V A106 VCC_12V B106 VCC_12V A106 VCC_12V B107 VCC_12V A108 VCC_12V B108 VCC_12V A108 VCC_12V B108 VCC_12V	-	RSVD		B92		
A95 RSVD B95 VGA_12C_CK A96 GND B96 VGA_12C_DAT A97 VCC_12V B97 TV_DAC_A A98 VCC_12V B98 TV_DAC_B A99 VCC_12V B98 TV_DAC_C A100 GND (FIXED) B100 GND (FIXED) A101 VCC_12V B101 VCC_12V A102 VCC_12V B103 VCC_12V A103 VCC_12V B103 VCC_12V A104 VCC_12V B103 VCC_12V A105 VCC_12V B106 VCC_12V A106 VCC_12V B107 VCC_12V A106 VCC_12V B107 VCC_12V A107 VCC_12V B107 VCC_12V A108 VCC_12V B107 VCC_12V A108 VCC_12V B108 VCC_12V		GPO0		B93		
A96 GND B96 VGA_I2C_DAT A97 VCC_12V B97 TV_DAC_A A98 VCC_12V B98 TV_DAC_B A99 VCC_12V B99 TV_DAC_C A100 GND (FIXED) B100 GND (FIXED) A101 VCC_12V B101 VCC_12V A102 VCC_12V B102 VCC_12V A103 VCC_12V B103 VCC_12V A104 VCC_12V B104 VCC_12V A105 VCC_12V B105 VCC_12V A106 VCC_12V B107 VCC_12V A106 VCC_12V B107 VCC_12V A107 VCC_12V B107 VCC_12V A108 VCC_12V B107 VCC_12V A108 VCC_12V B108 VCC_12V A109 VCC_12V B109 VCC_12V				B94	VGA_VSYNC	
A97 VCC_12V B97 TV_DAC_A A98 VCC_12V B98 TV_DAC_B A99 VCC_12V B99 TV_DAC_C A100 GND (FIXED) B100 GND (FIXED) A101 VCC_12V B101 VCC_12V A102 VCC_12V B102 VCC_12V A103 VCC_12V B103 VCC_12V A104 VCC_12V B105 VCC_12V A105 VCC_12V B105 VCC_12V A104 VCC_12V B105 VCC_12V A105 VCC_12V B106 VCC_12V A106 VCC_12V B107 VCC_12V A107 VCC_12V B107 VCC_12V A108 VCC_12V B108 VCC_12V A109 VCC_12V B109 VCC_12V		RSVD		B95		
A98 VCC_12V B98 TV_DAC_B A99 VCC_12V B99 TV_DAC_C A100 GND (FIXED) B100 GND (FIXED) A101 VCC_12V B101 VCC_12V A102 VCC_12V B102 VCC_12V A103 VCC_12V B103 VCC_12V A104 VCC_12V B104 VCC_12V A105 VCC_12V B105 VCC_12V A106 VCC_12V B106 VCC_12V A107 VCC_12V B107 VCC_12V A108 VCC_12V B107 VCC_12V A108 VCC_12V B108 VCC_12V	A96	GND		B96		
A99 VCC_12V B99 TV_DAC_C A100 GND (FIXED) B100 GND (FIXED) A101 VCC_12V B101 VCC_12V A102 VCC_12V B102 VCC_12V A103 VCC_12V B103 VCC_12V A104 VCC_12V B103 VCC_12V A105 VCC_12V B104 VCC_12V A105 VCC_12V B106 VCC_12V A106 VCC_12V B106 VCC_12V A107 VCC_12V B107 VCC_12V A108 VCC_12V B108 VCC_12V A108 VCC_12V B108 VCC_12V	A97	VCC_12V		B97	TV_DAC_A	
A100 GND (FIXED) B100 GND (FIXED) A101 VCC_12V B101 VCC_12V A102 VCC_12V B102 VCC_12V A103 VCC_12V B103 VCC_12V A104 VCC_12V B103 VCC_12V A105 VCC_12V B104 VCC_12V A105 VCC_12V B106 VCC_12V A106 VCC_12V B106 VCC_12V A107 VCC_12V B107 VCC_12V A108 VCC_12V B108 VCC_12V A109 VCC_12V B109 VCC_12V	A98	VCC_12V		B98	TV_DAC_B	
A101 VCC_12V B101 VCC_12V A102 VCC_12V B102 VCC_12V A103 VCC_12V B103 VCC_12V A104 VCC_12V B104 VCC_12V A105 VCC_12V B105 VCC_12V A106 VCC_12V B106 VCC_12V A106 VCC_12V B106 VCC_12V A107 VCC_12V B107 VCC_12V A108 VCC_12V B108 VCC_12V A109 VCC_12V B109 VCC_12V	A99	VCC_12V		B99	TV_DAC_C	
A102 VCC_12V B102 VCC_12V A103 VCC_12V B103 VCC_12V A104 VCC_12V B104 VCC_12V A105 VCC_12V B105 VCC_12V A106 VCC_12V B106 VCC_12V A107 VCC_12V B107 VCC_12V A108 VCC_12V B108 VCC_12V A109 VCC_12V B109 VCC_12V	A100	GND (FIXED)		B100	GND (FIXED)	
A103 VCC_12V B103 VCC_12V A104 VCC_12V B104 VCC_12V A105 VCC_12V B105 VCC_12V A106 VCC_12V B106 VCC_12V A107 VCC_12V B107 VCC_12V A107 VCC_12V B107 VCC_12V A108 VCC_12V B108 VCC_12V A109 VCC_12V B109 VCC_12V	A101	VCC_12V		B101	VCC_12V	
A104 VCC_12V B104 VCC_12V A105 VCC_12V B105 VCC_12V A106 VCC_12V B106 VCC_12V A107 VCC_12V B107 VCC_12V A108 VCC_12V B108 VCC_12V A109 VCC_12V B109 VCC_12V				B102		
A105 VCC_12V B105 VCC_12V A106 VCC_12V B106 VCC_12V A107 VCC_12V B107 VCC_12V A108 VCC_12V B108 VCC_12V A109 VCC_12V B109 VCC_12V						
A106 VCC_12V B106 VCC_12V A107 VCC_12V B107 VCC_12V A108 VCC_12V B108 VCC_12V A109 VCC_12V B109 VCC_12V	A104			B104		
A107 VCC_12V B107 VCC_12V A108 VCC_12V B108 VCC_12V A109 VCC_12V B109 VCC_12V	A105	VCC_12V		B105		
A107 VCC_12V B107 VCC_12V A108 VCC_12V B108 VCC_12V A109 VCC_12V B109 VCC_12V	A106	VCC_12V		B106	VCC_12V	
A109 VCC_12V B109 VCC_12V	A107	VCC_12V		B107		
A109 VCC_12V B109 VCC_12V	A108	VCC_12V		B108	VCC_12V	
A110 GND (FIXED) B110 GND (FIXED)		VCC_12V				
	A110	GND (FIXED)		B110	GND (FIXED)	

	Row C		Row D
Pin No.	Pin Name	Pin No.	Pin Name
C51	GND (FIXED)	D51	GND (FIXED)
C52	PEG_RX0+	D52	PEG_TX0+
C53	PEG_RX0-	D53	PEG_TX0-
C54	TYPE0#	D54	PEG_LANE_RV#
C55	PEG_RX1+	D55	PEG_TX1+
C56	PEG_RX1-	D56	PEG_TX1-
C57	TYPE1#	D57	TYPE2#
C58	PEG_RX2+	D58	PEG_TX2+
C59	PEG_RX2-	D59	PEG_TX2-
C60	GND (FIXED)	D60	GND (FIXED)
C61	PEG_RX3+	D61	PEG_TX3+
C62	PEG_RX3-	D62	PEG_TX3-
C63	RSVD	D63	DDPC_CTRLCLK
C64	RSVD	D64	DDPC_CTRLDATA
C65	PEG_RX4+	D65	PEG_TX4+
C66	PEG_RX4-	D66	PEG_TX4-
C67	RSVD (1)	D67	GND
C68	PEG_RX5+	D68	PEG_TX5+
C69	PEG_RX5-	D69	PEG_TX5-
C70	GND (FIXED)	D70	GND (FIXED)
C71	PEG_RX6+	D71	PEG_TX6+
C72	PEG_RX6-	D72	PEG_TX6-
C73	SDVO_DATA	D73	SDVO_CLK
C74	PEG_RX7+	D74	PEG_TX7+
C75	PEG_RX7-	D75	PEG_TX7-
C76	GND	D76	GND
C77	RSVD	D77	IDE_CBLID#
C78	PEG_RX8+	D78	PEG_TX8+
C79	PEG_RX8-	D79	PEG_TX8-
C80	GND (FIXED)	 D80	GND (FIXED)
C81	PEG_RX9+	D81	PEG_TX9+
C82	PEG_RX9-	D82	PEG_TX9-
C83	RSVD	D83	MCH_CFG_20
C84	GND	 D84	GND
C85	PEG_RX10+	 D85	PEG_TX10+
C86	PEG_RX10-	D86	PEG_TX10-
C87	GND	D87	GND
C88	PEG_RX11+	 D88	PEG_TX11+
C89	PEG_RX11-	D89	PEG_TX11-
C90	GND (FIXED)	D90	GND (FIXED) PEG TX12+
C91	PEG_RX12+	D91	PEG_TX12+ PEG_TX12-
C92 C93	PEG_RX12- GND	D92 D93	GND
C93 C94	PEG RX13+	D93 D94	PEG TX13+
C94 C95	PEG_RX13+ PEG_RX13-	D94 D95	PEG_TX13+ PEG_TX13-
C96 C97	GND RSVD	D96 D97	GND PEG ENABLE#
C97 C98	PEG_RX14+	D97 D98	PEG_ENABLE# PEG_TX14+
C98 C99	PEG_RX14+ PEG_RX14-	D98 D99	PEG_TX14+ PEG_TX14-
C99 C100	GND (FIXED)	D99 D100	GND (FIXED)
C100 C101	PEG_RX15+	D100 D101	PEG_TX15+
C101 C102	PEG_RX15+ PEG_RX15-	D101 D102	PEG_TX15+ PEG_TX15-
C102 C103	GND	D102 D103	GND
C103	VCC_12V	D103	VCC_12V
C104 C105	VCC_12V VCC_12V	D104 D105	VCC_12V
C105 C106	VCC_12V VCC_12V	D105 D106	VCC_12V VCC_12V
C108 C107	VCC_12V VCC_12V	D100 D107	VCC_12V VCC_12V
C107 C108	VCC_12V VCC_12V	D107 D108	VCC_12V VCC_12V
C108 C109	VCC_12V VCC_12V	D108 D109	VCC_12V VCC_12V
C109 C110	GND (FIXED)	D109 D110	GND (FIXED)
9110		2110	



(1) The 6th PCI Express x1 port (PCIE5) is occupied by the onboard LAN controller. For six PCI Express x1 port support from the Express-MV, please contact ADLINK for the no onboard LAN version.
 (2) The 4th SATA port (SATA3) is occupied by the onboard SATA/PATA bridge. For 4x SATA port support from the Express-MV, please contact ADLINK for the four SATA port version.



5.3 Signal Descriptions

Pin	Signal	Description	Туре	PU/PD	Comment
A1	GND	Ground	PWR	-	-
A2	GBE0_MDI3-	Ethernet Media Dependent Interface -	I/O - DP	-	-
A3	GBE0_MDI3+	Ethernet Media Dependent Interface +	I/O - DP	-	-
A4	GBE0_LINK100#	Ethemet Speed LED (100Mb)	OD	-	On at 100Mb/s
A5	GBE0_LINK1000#	Ethernet Speed LED (1000Mb)	OD	-	On at 1000Mb/s
A6	GBE0_MDI2-	Ethemet Media Dependent Interface -	I/O - DP	-	-
A7	GBE0_MDI2+	Ethemet Media Dependent Interface +	I/O - DP	-	-
A8	GBE0_LINK#	LAN Link LED	<mark>O-3.3</mark>		-
A9	GBE0_MDI1-	Ethemet Media Dependent Interface -	I/O - DP	-	-
A10	GBE0_MDI1+	Ethemet Media Dependent Interface +	I/O - DP	-	-
A11	GND	Ground	PWR	-	-
A12	GBE0_MDI0-	Ethemet Media Dependent Interface -	I/O - DP	-	-
A13	GBE0_MDI0+	Ethemet Media Dependent Interface +	I/O - DP	-	-
A14	GBE0_CTREF	ETHCTREF	<mark>O-1,8</mark>	-	-
A15	SUS_S3#	PM_SLP_S#3	<mark>O-3.3</mark>	-	-
A16	SATA0_TX+	SATA0_TX+ SATA 0 Transmit Data +	O - DP	-	-
A17	SATA0_TX-	SATA0_TX- SATA 0 Transmit Data -	O - DP	-	-
A18	SUS_S4#	PM_SLP_S#4	<mark>0-3.3</mark>	-	-
A19	SATA0_RX+	SATA0_RX+ SATA 0 Receive Data +	I - DP	-	-
A20	SATA0_RX-	SATA0_RX - SATA 0 Receive Data -	I - DP	-	-
A21	GND	Ground	PWR	-	-
A22	SATA2_TX+	SATA2_TX+ SATA 2 Transmit Data +	O - DP	-	-
A23	SATA2_TX-	SATA2_TX- SATA 2 Transmit Data -	O - DP	-	-
A24	SUS_S5#	PM_SLP_S#5	<mark>O-3.3</mark>	-	-
A25	SATA2_RX+	SATA2_RX+ SATA 2 Receive Data +	I - DP	-	-
A26	SATA2_RX-	SATA2_RX- SATA 2 Receive Data -	I - DP	-	-
A27	BATLOW#	PM_BATLOW# Battery Low	I-3.3	PU 8k2 3.3Vsb	-
A28	ATA_ACT#	ATA_LED# SATA LED	<mark>0-3.3</mark>	PU 10k 3.3V	int. PU 15k in ICH9
A29	AC_SYNC	AC_SYNC AC'97 Sync	<mark>0-3.3</mark>	-	int. PD 20k in ICH9
A30	AC_RST#	AC_RST# AC'97 Reset	<mark>O-3.3</mark>	-	int. PD 20k in ICH9
A31	GND	Ground	PWR	-	
A32	AC_BITCLK	AC_BITCLK AC'97 Clock	O-3.3	-	int. PD 20k in ICH9
A33	AC_SDOUT	AC_SDATAOUT AC'97 Data	<mark>0-3.3</mark>	-	int. PD 20k in ICH9
A34	BIOS_DISABLE#		I-3.3	PU 10k 3.3V	-
A35	THRMTRIP#	PM_THRMTRIP#_CON	<mark>O-3.3</mark>	PU 10k 3.3V	-
A36	USB6-	USB_PN6 USB Data – Port6	I/O - DP	-	int. PD 15k in ICH9
A37	USB6+	USB_PP6 USB Data + Port6	I/O - DP	-	int. PD 15k in ICH9
A38	USB_6_7_OC#	USB_OC#_6_7 USB OverCurrent Port 6/7	I-3.3	PU 10k 3.3Vsb	-
A39	USB4-	USB_PN4 USB Data - Port4	I/O - DP	-	int. PD 15k in ICH9
A40	USB4+	USB_PP4 USB Data + Port4	I/O - DP	-	int. PD 15k in ICH9
A41	GND	Ground	PWR	-	-
A42	USB2-	USB_PN2 USB Data - Port2	I/O - DP	-	int. PD 15k in ICH9
A43	USB2+	USB_PP2 USB Data + Port2	I/O - DP	-	int. PD 15k in ICH9
A44	USB_2_3_OC#	USB_OC#_2_3 USB OverCurrent Port 2/3	I-3.3	PU 10k 3.3Vsb	
A45	USB0-	USB_PN0 USB Data - Port0	I/O - DP	-	int. PD 15k in ICH9
A46	USB0+	USB_PP0 USB Data + Port0	I/O - DP	-	int. PD 15k in ICH9
A47	VCC_RTC	V_BAT	PWR	-	-
A48	EXCD0_PERST#		0-3.3	PU 10k 3.3Vsb	-
A49	EXCD0_CPPE#	Express Card Support [0] capable c. request	I-3.3	PU 10k 3.3V	-
A50	LPC_SERIRQ	INT_SERIRQ Serial Interrupt Request	IO-3.3	PU 8k2 3.3V	-
A51	GND	Ground	PWR	-	-
A52	PCIE5_TX+	BOM option (LAN on PCIe 5)	NC	-	Optional : O - DP
A53	PCIE5_TX-	BOM option (LAN on PCIe 5)	NC	-	Optional : O - DP
A54	GPI0	General Purpose Input 0	I-3.3	PU 10k 3.3Vsb	-
A55	PCIE4_TX+	PCI Express 4 Transmit +	O - DP	-	-



Row A

Pin	Signal	Description	Туре	PU/PD	Comment
A56	PCIE4_TX-	PCI Express 4 Transmit -	O - DP	-	-
A57	GND	Ground	PWR	-	-
A58	PCIE3_TX+	PCI Express 3 Transmit +	O - DP	-	-
A59	PCIE3_TX-	PCI Express 3 Transmit -	O - DP	-	-
A60	GND	Ground	PWR	-	-
A61	PCIE2_TX+	PCI Express 2 Transmit +	O - DP	-	-
A62	PCIE2_TX-	PCI Express 2 Transmit -	O - DP	-	-
A63	GPI1	General Purpose Input 1	I-3.3	PU 10k 3.3Vsb	-
A64	PCIE1_TX+	PCI Express 1 Transmit +	O - DP	-	-
A65	PCIE1_TX-	PCI Express 1 Transmit -	O - DP	-	-
A66	GND	Ground	PWR	-	-
A67	GPI2	General Purpose Input 2	I-3.3	PU 10k 3.3Vsb	-
A68	PCIE0_TX+	PCI Express 0 +	O - DP	-	-
A69	PCIE0_TX-	PCI Express 0 -	O - DP	-	-
A70	GND	Ground	PWR	-	-
A71	LVDS_A0+	LVDS_AP0 LVDS Channel A	O - DP	-	-
A72	LVDS_A0-	LVDS_AN0 LVDS Channel A	O - DP	-	-
A73	LVDS_A1+	LVDS_AP1 LVDS Channel A	O - DP	-	-
A74	LVDS_A1-	LVDS_AN1 LVDS Channel A	O - DP	-	-
A75	LVDS_A2+	LVDS_AP2 LVDS Channel A	O - DP	-	-
A76	LVDS_A2-	LVDS_AN2 LVDS Channel A	O - DP	-	-
A77	LVDS_VDD_EN	LVDS_VDDEN LVDS Panel Power	O-2,5	PD 100k	-
A78	LVDS_A3+	LVDS_AP3 LVDS Channel A	O - DP	-	-
A79	LVDS_A3-	LVDS_AN3 LVDS Channel A	O - DP	-	-
A80	GND	Ground	PWR	-	-
A81	LVDS_A_CK+	LVDS_CLKAP LVDS Channel A	O - DP	-	-
A82	LVDS_A_CK-	LVDS_CLKAN LVDS Channel A	O - DP	-	-
A83	LVDS_I2C_CK	LVDS_DDCPCLK JILI I2C Clock	IO-3.3	PU 10k 3.3V	-
A84	LVDS_I2C_DAT	LVDS_DDCPDATA JILI I2C Data	IO-3.3	PU 10k 3.3V	-
A85	GPI3	General Purpose Input 3	I-3.3	PU 10k 3.3Vsb	-
A86	KBD_RST#	H_RCIN# Keyboard Reset	I-3.3	PU 10k 3.3V	-
A87	KBD_A20GATE	H_A20GATE	I-3.3	PU 8k2 3.3V	-
A88	PCIE_CK_REF+		O - DP	-	-
A89	PCIE_CK_REF-	CLK_PCIE_REF N	O - DP	-	
A90	GND	Ground	PWR	-	-
A91	RSVD		NC	-	-
A92	RSVD		NC	-	-
A93	GPO0	General Purpose Output 0	<u>0-3.3</u>	PU 10k 3.3Vsb	-
A94	RSVD		NC	-	-
A95	RSVD		NC	-	-
A96	GND	Ground	PWR	-	-
A97	VCC_12V	Power 12V	PWR	-	-
A98	VCC_12V	Power 12V	PWR	-	-
A99	VCC_12V	Power 12V	PWR	-	-
A100	GND	Ground	PWR	-	-
A101	VCC_12V	Power 12V	PWR	-	-
A102	VCC_12V	Power 12V	PWR	-	-
A103	VCC_12V	Power 12V	PWR	-	-
A104	VCC_12V	Power 12V	PWR	-	-
A105	VCC_12V	Power 12V	PWR	-	-
A106	VCC_12V	Power 12V	PWR	-	-
A107	VCC_12V	Power 12V	PWR	-	-
A108	VCC_12V	Power 12V	PWR	-	-
A109	VCC_12V	Power 12V	PWR	-	-
A110	GND	Ground	PWR	-	-



Row	B
-----	---

Pin	Signal	Description	Туре	PU/PD	Comment
B1	GND	Ground	PWR	-	-
B2	GBE0_ACT#	LAN_ACTLED# Ethernet Activity LED	OD	PU 1k 3.3V	-
B3	LPC_FRAME#	LPC_FRAME# LPC Frame Indicator	O-3.3	-	-
B4	LPC_AD0	LPC_AD0 LPC Adress & DATA Bus	IO-3.3	-	int. PU 20k in ICH9
B5	LPC_AD1	LPC_AD1 LPC Adress & DATA Bus	IO-3.3	-	int. PU 20k in ICH9
B6	LPC_AD2	LPC_AD2 LPC Adress & DATA Bus	IO-3.3	-	int. PU 20k in ICH9
B7	LPC_AD3	LPC_AD3 LPC Adress & DATA Bus	IO-3.3	-	int. PU 20k in ICH9
B8	LPC_DRQ0#	SIO_DRQ#0 LPC Serial DMA Request 0	I-3.3	-	int. PU 20k in ICH9
B9	LPC_DRQ1#	SIO_DRQ#1 LPC Serial DMA Request 1	I-3.3	-	int. PU 20k in ICH9
B10	LPC_CLK	CLK_SIOEXTPCI	O-3.3	-	-
B11	GND	Ground	I-3.3	-	-
B12	PWRBTN#	Power Button	I-5	PU 10k 3.3Vsb	-
B13	SMB_CK	SMBUS Clock	O-3.3	PU 1k2 3.3V	-
B14	SMB_DAT	SMBUS Data	IO-3.3	PU 1k2 3.3V	-
B15	SMB_ALERT#	SMB_ALERT#	I-3.3	PU 10k 3.3Vsb	-
B16	SATA1_TX+	SATA1_TX+ SATA 1 Transmit Data +	O - DP	-	-
B17	SATA1_TX-	SATA1_TX- SATA 1 Transmit Data -	O - DP	-	-
B18	SUS_STAT#	PM_SUS_STAT#	O-3.3	-	-
B19	SATA1_RX+	SATA1_RX+ SATA 1 Receive Data +	I - DP	-	-
B20	SATA1_RX-	SATA1_RX - SATA 1 Receive Data -	I - DP	-	-
B21	GND	Ground	PWR	-	-
B22	SATA3_TX+	BOM option (PATA bridge on SATA3)	NC	-	Optional : O - DP
B23	SATA3_TX-	BOM option (PATA bridge on SATA3)	NC	-	Optional : O - DP
B24	PWR_OK	Power OK	I,3.3	PU 10k 3.3V	-
B25	SATA3_RX+	BOM option (PATA bridge on SATA3)	NC	-	Optional : I - DP
B26	SATA3_RX-	BOM option (PATA bridge on SATA3)	NC	-	Optional : I - DP
B27	WDT	Watch Dog Timer	O-3.3		-
B28	AC_SDIN2	AC_SDATAIN2	I-3.3	-	int. PD 20k in ICH9
B29	AC_SDIN1	AC_SDATAIN1	I-3.3	-	int. PD 20k in ICH9
B30	AC_SDIN0	AC_SDATAIN0	I-3.3	-	int. PD 20k in ICH9
B31	GND	Ground	PWR	-	
B32	SPKR	AC_SPKR	<mark>O-3.3</mark>	-	int. PD 20k in ICH9
B33	I2C_CK	I2CLK	O-3.3	PU 10k 3.3V	
B34	I2C_DAT	I2DAT	IO-3.3	PU 10k 3.3V	-
B35	THRM#	PM THRM# CON Over Temperature	I-3.3	PU 8k2 3.3V	-
B36	USB7-	USB_PN7 USB Data – Port7	I/O - DP	-	int. PD 15k in ICH9
B37	USB7+	USB_PP7 USB Data + Port7	I/O - DP	-	int. PD 15k in ICH9
B38	USB_4_5_OC#	USB_OC#_4_5 USB OverCurrent Port	I-3.3	PU 10k 3.3Vsb	
B39	USB5-	USB_PN5 USB Data- Port5	I/O - DP	-	int. PD 15k in ICH9
B40	USB5+	USB_PP5 USB Data+ Port5	I/O - DP	-	int. PD 15k in ICH9
B41	GND	Ground	I-3.3	-	-
B42	USB3-	USB_PN3 USB Data- Port3	I/O - DP	-	int. PD 15k in ICH9
B43	USB3+	USB_PP3 USB Data+ Port3	I/O - DP	-	int. PD 15k in ICH9
B44	USB_0_1_OC#	USB_OC#_0_1 USB OverCurrent Port	I-3.3	PU 10k 3.3Vsb	-
B45	USB1-	USB_PN1 USB Data- Port1	I/O - DP	-	int. PD 15k in ICH9
B46	USB1+	USB_PP1 USB Data+ Port1	I/O - DP	-	int. PD 15k in ICH9
B47	EXCD1_PERST#	Express Card Support [1] card reset	0-3.3	PU 10k 3.3Vsb	-
B48	EXCD1_CPPE#	Express Card Support [1] capable c.	I-3.3	PU 10k 3.3V	-
B49	SYS_RESET#	ETX_SYS_RESET# Reset Input	I-3.3	PU 10k 3.3Vsb	-
B50	CB_RESET#	PCI_RST# PCI Bus Reset	0-3.3	-	-
B51	GND	Ground	PWR	-	-
B52	PCIE5_RX+	BOM option (LAN on PCIe 5)	NC	-	Optional: I - DP
B53	PCIE5_RX-	BOM option (LAN on PCIe 5)	NC	-	Optional: I - DP
B54	GPO1	General Purpose Output 1	<u>0-3.3</u>	PU 10k 3.3Vsb	-
B55	PCIE4_RX+	PCI Express 4 Recieve +	I - DP	-	-



Row B

B56 PC(EA, PX. PCIE Express A Receive - I - DP . B57 GPO2 General Purpose Output 2 O-33 PU 10k 33Vsb . B58 PC(E3, RX+ PCI Express 3 Receive - I - DP . . B50 GND Ground PVW . . B51 PC(E2, RX+ PCI Express 2 Receive - I - DP . . B62 PC(E2, RX+ PCI Express 2 Receive - I - DP . . B63 GPO3 General Purpose Output 3 O-33 PU 10k 33Vsb . B64 PCIE1, RX+ PCI Express 1 Receive + I - DP . . B65 PCIE1, RX+ PCI Express 0 Receive + I - DP . . B70 GNACE Ground PWN . . . B71 LVDS, B4 LVDS, B70 LVDS Channel B Data1 O - DP . . B71 LVDS, B4 LVDS, B71 LVDS Channel B Data1 O - DP . .	Pin	Signal	Description	Туре	PU/PD	Comment
B57 OP02 General Purpose Output 2 Ox33 PU 10k 3.3Vab . B58 PCIE3 RX+ PCI Express 3 Recive + I-DP . . B50 GKD Ground PVR . . B50 GKD Ground PVR . . B51 PCIE2 RX+ PCIExpress 2 Receive + I-DP . . B62 PCIE2 RX+ PCIExpress 1 Receive - I-DP . . B63 GPO3 General Purpose Output 3 Or 33 PU 10k 33Vab . B64 PCIE1 RX+ PCI Express 1 Receive + I-DP . . B66 WAKE## I-A3 PU 10k 33Vab . . B70 GRD Ground Purper . . . B71 LVDS B0+ LVDS RN0 LVDS Channel B Data0+ 0 -DP . . . B71 LVDS B0+ LVDS RN0 LVDS Channel B Data1+ 0 -DP . . . B71 <lvds b="" b0+="" channel="" dat<="" lvds="" rn1="" td=""><td>B56</td><td></td><td>PCI Express 4 Receive -</td><td></td><td>-</td><td>-</td></lvds>	B56		PCI Express 4 Receive -		-	-
B58 PCIE3_RX- PCI Express 3 Receive + I • DP . B59 PCIE3_RX- PCI Express 3 Receive - I • DP . B60 GND Ground PVR . . B61 PCIE2_RX- PCI Express 2 Receive + I • DP . . B63 GPO3 General Purpose Output 3 O 3.3 PU 10k 3.3Vsb . B64 PCIE1_RX- PCI Express 1 Receive + I • DP . . B66 WAKEU# PCIE_WAKEI# I • 3.3 PU 10k 3.3Vsb . B67 WAKE1# VAKE1# I • 3.3 PU 10k 3.3Vsb . B68 PCIE0_RX+ PCI Express 0 Rocive + I • DP . . B70 GND Ground PVW . . . B71 LVDS_B0+ LVDS_B01 LVDS Channel B Data1. O • DP . . B71 LVDS_B1+ LVDS_CMARD Bata2. O • DP . . B74 LVDS_B1* <lvds_b12 b="" channel="" data<="" lvds="" td=""><td>B57</td><td></td><td>General Purpose Output 2</td><td>0-3.3</td><td>PU 10k 3.3Vsb</td><td>-</td></lvds_b12>	B57		General Purpose Output 2	0-3.3	PU 10k 3.3Vsb	-
B59 PCIE3_RX+ PCIExpress 3 Receive - I - DP . B60 GND Ground PWR . . B61 PCIE2_RX+ PCIExpress 2 Receive - I - DP . . B63 GPO3 Genard Purpose Output 3 O 3.3 PU10k 3.5Vab . B64 PCIE1_RX+ PCIExpress 1 Receive - I - DP . . B66 WGALE1# PCIE_Express 1 Receive - I - DP . . B66 WGAE0# PCIE_WARE1# I 4.3 PU10k 3.5Vab . B67 WGAE1# VAS. PU10k 3.5Vab . . B68 PCIE0_RX+ PCIExpress 0 Receive + I - DP . . B70 GAD Ground PWR . . . B71 LVDS_B0 LVDS_B1P1 LVDS Channel B Data1+ O - DP . . B71 LVDS_B1+ LVDS_B1P1 LVDS Channel B Data2+ O - DP . . B72 LVDS_B1+	B58		· · · ·	I - DP	-	-
B60 GND Ground PVM . . B61 PCIEZ RX+ PCI Express 2 Recive - I-DP . . B63 GPO3 General Purpose Output 3 O-33 PU10k 3.3Vsb . B64 PCIET RX+ PCI Express 1 Receive - I-DP . . B66 WAKE1# VAKE1# I-J33 PU10k 3.3Vsb . B66 WAKE1# PCIE_WAKE1# I-J33 PU10k 3.3Vsb . B67 WAKE1# PCIE_Press 0 Receive + I-DP . . B68 PCIED RX+ PCI Express 0 Receive + I-DP . . B70 GROUR Ground PVM . . . B71 LVDS B0- LVDS Channel B Data1- 0 - DP . . . B73 LVDS B1- LVDS SMP3 LVDS Channel B Data2- 0 - DP . . . B74 LVDS B3+ LVDS ENALICNE Channel B Data2- 0 - DP . .	B59		PCI Express 3 Receive -	I - DP	-	-
B61 PCIE2 RX+ PCI Express 2 Receive + I · DP · B62 PCIE2 RX+ PCI Express 2 Receive - I · DP · B63 GPO3 General Purpose Output 3 O-3.3 PU 10K 3.3Vsb · B64 PCIE1 RX+ PCI Express 1 Receive - I · DP · · B66 WAKE0# PCIE WAKE1# I-3.3 PU 10K 3.3Vsb · B67 WAKE1# VRXE1# I-3.3 PU 10K 3.3Vsb · B68 PCIE0 RX+ PCI Express 1 Receive - I · DP · · B70 GND Ground PWR · · · B71 LVDS B0+ LVDS_BNO LVDS Channel B Data0+ O · DP · · B73 LVDS B1+ LVDS_BNI LVDS Channel B Data2+ O · DP · · B74 LVDS B2+ LVDS_BNI LVDS Channel B Data2+ O · DP · · B74 LVDS B3+ LVDS_BNI LVDS Channel B Data2+ O · DP · · B76					-	-
B62 PCIE2 RX. PCI Express 2 Receive - I-DP - - B63 GP03 General Purpose Output 3 O-3.3 PU 10k 3.3Vbb - B65 PCIE1 RX. PCI Express 1 Receive - I-DP - - B66 WAKE0r PCIE UNAKE H-3.3 PU 10k 3.3Vbb - B67 WAKE1rt WAKE1rt I-DP - - B68 PCIE0 RX. PCI Express 0 Receive - I-DP - - B68 PCIE0 RX. PCI Express 0 Receive - I-DP - - B70 GND B Ground PWR - - - B71 LVDS B0+ LVDS_B01/LVDS Channel B Data0- O-DP - - B71 LVDS B1+ LVDS_BN1/LVDS Channel B Data1- O-DP - - B73 LVDS B2+ LVDS_BN2/LVDS Channel B Data2- O-DP - - B74 LVDS B2+ LVDS_BN2/LVDS Channel B Data3+ O-DP - - <t< td=""><td></td><td></td><td></td><td></td><td>-</td><td>-</td></t<>					-	-
B63 GPC3 General Purpose Output 3 O.3.3 PU 10k 33Vsb - B64 PCIE1_RX. PCI Express 1 Receive + I-DP - - B65 PCIE1_RX. PCI Express 1 Receive + I-DP - - B66 WAKE0# PCIE_WAKE1# IA3.3 PU 10k 33Vsb - B67 WAKE1# IA3.3 PU 10k 33Vsb - - B68 PCIE0_RX. PCIExpress 0 Receive + I-DP - - B70 GND Ground PWR - - - B71 LVDS_B0+ LVDS_B01 LVDS Channel B Data1+ O-DP - - - B71 LVDS_B1+ LVDS_B11 LVDS Channel B Data1+ O-DP - - - B73 LVDS_B2+ LVDS_B12 LVDS Channel B Data2+ O-DP - - - B76 LVDS_B2+ LVDS_B12 LVDS Channel B Data2+ O-DP - - - B77 <lvds_b3< td=""> LVDS_B12 LVDS Channel B Data2+ O-DP</lvds_b3<>					-	-
B66 PCIE1_RX+ PCI Express 1 Receive + I - DP - B66 WAKE0P PCIE URAK+ I-AB PU 1/k 3.3Vsb - B67 WAKE0P PCIE WAKEI# I+A3 PU 1/k 3.3Vsb - B67 WAKE1# WAKE1# I+DP - - B68 PCIE0_RX+ PCIE Express 0 Receive + I-DP - - B70 GND Ground DVS_BO1 LVDS Channel B Data0+ O-DP - - B71 LVDS_B0+ LVDS_BN1 LVDS Channel B Data0+ O-DP - - - B72 LVDS_B1+ LVDS_BN1 LVDS Channel B Data1+ O-DP - - - B73 LVDS_B2 LVDS_BN1 LVDS Channel B Data2+ O-DP - - - B74 LVDS_B3+ LVDS_BN1 LVDS Channel B Data2+ O-DP - - - B77 LVDS_B4 LVDS_BN1 LVDS Channel B Data2+ O-DP - - - B76 LVDS_B4 LVDS_BN1 LVDS Channel B D					PU 10k 3.3Vsb	-
B65 PCIE1, RX. PCIExpress1 Receive - I • DP - B66 WAKE1# I+33 PU 1k 3.3Vsb - B67 WAKE1# I+33 PU 1k 3.3Vsb - B68 PCIE0, RX+ PCIExpress 0 Receive + I • DP - B69 PCIE0, RX- PCIExpress 0 Receive + I • DP - B70 GND Ground PWR - - B71 LVDS, B0+ LVDS, BN0 [LVDS Channel B Data0- 0 • DP - - B71 LVDS, B1+ LVDS, B11 [LVDS Channel B Data1- 0 • DP - - B73 LVDS, B2+ LVDS, B2+ LVDS Channel B Data2+ 0 • DP - - B76 LVDS, B3+ LVDS Channel B Data3+ 0 • DP - - B77 LVDS, B3+ LVDS Channel B Data3+ 0 • DP - - B80 GND Ground PWR - - - B81 LVDS B CK-L LVDS CLKB7 [LVDS Channel B Data3+ 0 •					-	-
B66 WAKE0# PCIE_WAKEI# H33 PU 1k 3.3Vab - B67 WAKE1# WAKE1# H33 PU 1k 3.3Vab - B68 PCIED, RX+ PCIExpress 0 Receive + I.DP - - B70 GND Ground PWR - - B71 LVDS, B0+ LVDS, BN0 [LVDS Channel B Data0+ O - DP - - B71 LVDS, B1+ LVDS, BN1 [LVDS Channel B Data1+ O - DP - - B73 LVDS, B2P1 [LVDS Channel B Data1+ O - DP - - - B74 LVDS, B2+ LVDS, B1+1 [LVDS Channel B Data1+ O - DP - - B76 LVDS, B2+ LVDS Channel B Data2+ O - DP - - B77 LVDS, B2+ LVDS Channel B Data2- O - DP - - B77 LVDS, B2+ LVDS Channel B Data2- O - DP - - B78 LVDS, BCK1+ LVDS Channel B Data2- O - DP - - B81 <td></td> <td></td> <td></td> <td></td> <td>-</td> <td>-</td>					-	-
B67 WAKE1# I-33 PU 10k 3.3Vsb B68 PCIE0, RX+ PCI Express 0 Receive + I_DP - B69 PCIE0, RX+ PCI Express 0 Receive - I_DP - B70 GND Ground PWR - - B71 LVDS, B0+ LVDS_BP0 LVDS Channel B Data0- O_DP - - B73 LVDS, B1+ LVDS, BN1 LVDS Channel B Data1- O_DP - - B74 LVDS, B1+ LVDS, B11 LVDS Channel B Data2+ O_DP - - B75 LVDS, B2+ LVDS, B12 LVDS Channel B Data2+ O_DP - - B76 LVDS, B2- LVDS, B12 LVDS Channel B Data2+ O_DP - - B77 LVDS, B2- LVDS, B12 LVDS Channel B Data2+ O_DP - - B80 GND Ground PWR - - - B81 LVDS, BCK, LTEN LVDS LKKBM LVDS Channel B O_DP - - B84 VCC, SV, SBY SV				I-3.3	PU 1k 3.3Vsb	-
B68 PCIED_RX+ PCI Express 0 Receive + I • DP . B69 PCIED_RX- PCI Express 0 Receive - I • DP . B70 GND Ground PWR . . B71 LVDS_B0+ LVDS_BP0 LVDS Channel B Data0- 0 • DP . . B71 LVDS_B1+ LVDS_BN1 LVDS Channel B Data1- 0 • DP . . B74 LVDS_B1+ LVDS_CB1+ LVDS Channel B Data1- 0 • DP . . B75 LVDS_B2 LVDS Channel B Data2+ 0 • DP . . . B76 LVDS_B3+ LVDS_Channel B Data3+ 0 • DP . . . B77 LVDS_B3+ LVDS_Channel B Data3- 0 • DP . . . B78 LVDS_B_CK- LVDS_Channel B Data3- 0 • DP . . . B81 LVDS_B_CK- LVDS_Channel B Data3- 0 • DP . . . B84 VCC_S VS&SW SV Standby PWR						-
B69 PCIE0.RX. PCIE Express 0. Receive - I - DP . B70 GND Ground PWR - - B71 LVDS.B0+ LVDS_BV0 LVDS Channel B Data0+ 0 - DP - B72 LVDS_B1+ LVDS_BN1 LVDS Channel B Data1+ 0 - DP - B73 LVDS_B1+ LVDS_BN1 LVDS Channel B Data1+ 0 - DP - B74 LVDS_B2 LVDS_CSB1+ LVDS_BN1 LVDS Channel B Data1+ 0 - DP - B75 LVDS_B2 LVDS_BN1 LVDS Channel B Data2+ 0 - DP - - B76 LVDS_B3+ LVDS_BN1 LVDS Channel B Data3+ 0 - DP - - B78 LVDS_B4 LVDS Panel Backlight Enable 0-3.3 PD 100k - B80 GND Ground PWR - - - B81 LVDS_B C+ LVDS_CLKBM LVDS Channel B 0 - DP - - B81 LVDS_B BC+ LVDS_CLKBM LVDS Channel B 0 - DP - - B84 VCC_5V_SBY <td></td> <td></td> <td></td> <td></td> <td>-</td> <td>-</td>					-	-
B70 GND Ground PWR - B71 LVDS, B0+ LVDS, BP0 LVDS, Channel B Data0+ O - DP - B73 LVDS, B1+ LVDS, BN1 LVDS, Channel B Data1+ O - DP - B73 LVDS, B1+ LVDS, BN1 LVDS, Channel B Data1+ O - DP - B74 LVDS, B2+ LVDS, BN1 LVDS, Channel B Data2+ O - DP - B76 LVDS, B2+ LVDS, BN1 LVDS, Channel B Data2+ O - DP - B77 LVDS, B3+ LVDS, BN12 LVDS, Channel B Data2+ O - DP - B77 LVDS, B3+ LVDS, BAND, LVDS, Channel B Data3- O - DP - B78 LVDS, B4 LVDS, CALKPI LVDS, Channel B O - DP - B71 LVDS, BCK+ LVDS, CLKBN LVDS, Channel B O - DP - B81 LVDS, BCK+ LVDS, CLKBN LVDS, Channel B O - DP - B82 LVDS, EKIT, CTRL Backlight Brighness O - 3.3 PD 100k - B84 VCC, SV, SBY S Standby PWR -					-	-
B71 LVDS_B0+ LVDS_BP0 LVDS Channel B Data0+ O - DP - B72 LVDS_B1+ LVDS_BN1 LVDS Channel B Data1+ O - DP - B74 LVDS_B1+ LVDS_BN1 LVDS Channel B Data1+ O - DP - B74 LVDS_B2+ LVDS_BN1 LVDS Channel B Data1+ O - DP - B75 LVDS_B2+ LVDS_BN1 LVDS Channel B Data2+ O - DP - B76 LVDS_B3+ LVDS_BN1 LVDS Channel B Data2+ O - DP - B77 LVDS_B3+ LVDS_BN1 LVDS Channel B Data2+ O - DP - B77 LVDS_B4 LVDS_BN1 LVDS Channel B Data2+ O - DP - B78 LVDS_B4 LVDS Channel B Data2+ O - DP - B71 LVDS_B4 LVDS Channel B Data2+ O - DP - B80 CGND Ground PWR - - B81 LVDS_CHKB1 LVDS Channel B O - DP - - B82 LVDS_BY SW Standby PWR - - B84 VCC_5V_SBY					-	-
B72 LVDS_B0. LVDS_BNI_LVDS Channel B Data0. O · DP . B73 LVDS_B1+ LVDS_BP1 [LVDS Channel B Data1+ O · DP . B74 LVDS_B2+ LVDS_BP1 [LVDS Channel B Data2+ O · DP . B75 LVDS_B2+ LVDS_BP2 [LVDS Channel B Data2+ O · DP . B76 LVDS_B2. LVDS_BNI_LVDS Channel B Data2+ O · DP . B77 LVDS_B3+ LVDS_Panel Backlight Enable O·3.3 PD 100k . B77 LVDS_B, CK- LVDS_CLKBP [LVDS Channel B Data3- O · DP . . B80 GND Ground PWR . . . B81 LVDS_B, CK- LVDS CLKBP [LVDS Channel B O · DP . . B82 LVDS_B, BKLT_CTRL Backlight Brightness O·3.3 PD 100k . B84 VCC_5V_SBY SV Standby PWR . . . B86 VCC_5V_SBY SV Standby PWR . . . B89					-	-
B73 LVDS_B1+ LVDS_BP1 LVDS Channel B Data1+ O · DP . B74 LVDS_B1+ LVDS_BP2 LVDS Channel B Data1- O · DP . B75 LVDS_B2+ LVDS_BP2 LVDS Channel B Data2+ O · DP . B76 LVDS_B2+ LVDS_BP3 LVDS Channel B Data2+ O · DP . B77 LVDS_B3+ LVDS_BP3 LVDS Channel B Data3+ O · DP . B77 LVDS_B4X_EN LVDS CMANNEL DVS Channel B Data3- O · DP . B78 LVDS_BCX_EN LVDS CLKEN LVDS Channel B O · DP . . B80 GND Ground PWR . . . B81 LVDS_BCK_L LVDS_CLKBM LVDS Channel B O · DP . . B81 LVDS_S CK LVDS_CLKBM LVDS Channel B O · DP . . B82 LVDS_BCK_L LVDS_CLKBM LVDS Channel B O · DP . . B84 VCC_5V_SBY SV Standby PWR . . . B86 VCC_5V_				-	-	-
B74 LVDS_B1- LVDS_B1+ LVDS_Channel B Data1- O - DP . B75 LVDS_B2+ LVDS_BP2 LVDS Channel B Data2+ O - DP . . B76 LVDS_B2+ LVDS_BP3 LVDS Channel B Data2+ O - DP . . B77 LVDS_B3+ LVDS_BN3 LVDS Channel B Data3+ O - DP . . B78 LVDS_BCLT_EN LVDS Parel Backlight Enable O 3.3 PD 100k . B80 GRND Ground PVR . . . B81 LVDS_B_CK+ LVDS_CLKBP LVDS Channel B O - DP . . . B81 LVDS_B_CK+ LVDS_CLKBP LVDS Channel B O - DP . . . B81 LVDS_B_CK+ LVDS_CLKBP LVDS Channel B O - DP . . . B82 LVDS_B_CK+ LVDS_CLKBP LVDS Channel B O - DP . . . B83 LNS_SKLT_CTRL Backlight Enable O - MP . . . B84 <td></td> <td></td> <td></td> <td>-</td> <td>- 1</td> <td>-</td>				-	- 1	-
B75 LVDS B2+ LVDS_BP2 LVDS Channel B Data2+ O - DP - B76 LVDS_B3+ LVDS_BN2 LVDS Channel B Data2- O - DP - - B77 LVDS_B3+ LVDS_BN3 LVDS Channel B Data3+ O - DP - - B78 LVDS_B3+ LVDS_BN3 LVDS Channel B Data3- O - DP - - B79 LVDS_BCKL_TEN LVDS_Panel Backlight Enable O-33 PD 100k - B80 GND Ground PWR - - - B81 LVDS_BCKL LVDS_CLKBP LVDS Channel B O - DP - - - B82 LVDS_BCKL LVDS_CLKBM LVDS Channel B O - DP - - - B84 VCC_SV_SBY SV Standby PWR - - - B85 VCC_SV_SBY SV Standby PWR - - - B86 VCC_SV_SBY SV Standby PWR - - - B87 VCG_ARD Analog Video RGB-RED OA <td></td> <td></td> <td></td> <td>-</td> <td>-</td> <td>-</td>				-	-	-
B76 LVDS B2. LVDS EN2 LVDS Channel B Data2. O · DP - B77 LVDS B3. LVDS B3. LVDS Sh73 LVDS Channel B Data3. O · DP - B78 LVDS B3. LVDS BA1 LVDS Channel B Data3. O · DP - - B79 LVDS B4.LT_EN LVDS Panel Backlight Enable O · 33 PD 100k - - B80 GND Ground PWR - - - B81 LVDS B.CK- LVDS CLKBP LVDS Channel B O · DP - - B82 LVDS.B.KLT_CTR. Backlight Brightness O · 33 PD 100k - B84 VCC SV_SBY SV Standby PWR - - - B85 VCC SV_SBY SV Standby PWR - - - B86 VCC SV_SBY SV Standby PWR - - - B87 VCC SV_SBY SV Standby PWR - - - B88 RSVD NC NC - - <td></td> <td></td> <td></td> <td></td> <td>- 1</td> <td>-</td>					- 1	-
B77 LVDS_B3+ LVDS_BP3 LVDS Channel B Data3+ O - DP - B78 LVDS_BX_LDS_N3 LVDS Channel B Data3- O - DP - - B79 LVDS_BKLT_EN LVDS Panel Backlight Enable O-3.3 PD 100k - B80 GND Ground PWR - - B81 LVDS_B_CK+ LVDS_CLKBP [LVDS Channel B O - DP - - B81 LVDS_B_KLT_CTR Backlight Brightness O-3.3 PD 100k - B82 LVDS_BKLT_CTR Backlight Brightness O-3.3 PD 100k - B84 VCC_5V_SBY SV Standby PWR - - - B85 VCC_5V_SBY SV Standby PWR - - - - B86 VCC_5V_SBY SV Standby PWR - - - - B87 VCA_SP_SBY SV Standby PWR - - - B88 RSVD NC - - - - </td <td></td> <td></td> <td></td> <td></td> <td>-</td> <td>-</td>					-	-
B78 LVDS_B3. LVDS_BN3 LVDS Channel B Data3- O - DP - B79 LVDS_BKLT_EN LVDS Panel Backlight Enable O-3.3 PD 100k - B80 GND Ground PWR - - B81 LVDS_B_CK+ LVDS_CLKBP LVDS Channel B O - DP - - B82 LVDS_BCK+ LVDS_CLKBM LVDS Channel B O - DP - - B83 LVDS_BCK+ LVDS_Standby PWR - - - B84 VCC_5V_SBY SV Standby PWR - - - B86 VCC_5V_SBY SV Standby PWR - - - B87 VCC_5V_SBY SV Standby PWR - - - B88 RSVD NC NC - - - - B89 VGA_ARD Analog Video RGB-RED OA PD 150R - - B90 GND Ground PWR - - - </td <td></td> <td></td> <td></td> <td></td> <td>-</td> <td>-</td>					-	-
B79 LVDS_BKLT_EN LVDS Panel Backlight Enable O-3.3 PD 100k - B80 GND Ground PWR - - B81 LVDS_B_CK+ LVDS_CLKBP LVDS Channel B O - DP - - B82 LVDS_B_CK- LVDS_CLKBM LVDS Channel B O - DP - - B84 VCC_5V_SBY SV Standby PWR - - - B84 VCC_5V_SBY SV Standby PWR - - - B86 VCC_5V_SBY SV Standby PWR - - - B87 VCC_5V_SBY SV Standby PWR - - - B88 VSC_5V_SBY SV Standby PWR - - - B88 RSVD NC NC - - - - B90 GND Ground PWR - - - - B91 VGA_GRN Analog Video RGB-GREEN OA PD 150R			· · · · · · · · · · · · · · · · · · ·	-	-	-
B80 GND Ground PWR - - B81 LVDS_B_CK+ LVDS_CLKBP LVDS Channel B O - DP - - B82 LVDS_B_KLT_CTRL Backlight Brightness O - 3.3 PD 100k - B83 LVDS_SKLT_CTRL Backlight Brightness O - 3.3 PD 100k - B84 VCC_5V_SBY SV Standby PWR - - - B85 VCC_5V_SBY SV Standby PWR - - - B86 VCC_5V_SBY SV Standby PWR - - - B87 VCC_5V_SBY SV Standby PWR - - - B88 RSVD NC - - - - B89 VGA_RED Analog Video RGB-RED OA PD 150R - - B91 VGA_GRN Analog Video RGB-BLUE OA PD 150R - - B93 VGA_LSC_CK Displap Data Channel - Clock O-3.3					PD 100k	-
B81 LVDS_B_CK+ LVDS_CLKBP LVDS Channel B O - DP - - B82 LVDS_B_CK- LVDS_CLKBM LVDS Channel B O - DP - - B83 LVDS_BKLT_CTR. Backlight Brightness O - 3.3 PD 100k - B84 VCC_5V_SBY 5V Standby PWR - - B85 VCC_5V_SBY 5V Standby PWR - - B86 VCC_5V_SBY 5V Standby PWR - - B87 VCC_5V_SBY 5V Standby PWR - - B88 RSVD NC NC - - B89 GA_RED Analog Video RGB-RED OA PD 150R - B91 VGA_GRN Analog Video RGB-BLUE OA PD 150R - B92 VGA_BLU Analog Video RGB-REN OA PD 150R - B93 VGA_CSNC Analog Video RGB-REND OA PD 150R - B94 VGA_CSNCK Analog Video RGB						-
B82 LVDS_B_CK- LVDS_CLKBM LVDS Channel B O - DP - - B83 LVDS_BKLT_CTRI Backlight Brightness O-3.3 PD 100k - B84 VCC_5V_SBY 5V Standby PWR - - B86 VCC_5V_SBY 5V Standby PWR - - B87 VCC_5V_SBY 5V Standby PWR - - B88 RSVD NC - - - B88 RSVD NC - - - B89 VGA_RED Analog Video RGB-RED OA PD 150R - B91 VGA_GRN Analog Video RGB-GREEN OA PD 150R - B92 VGA_BLU Analog Video RGB-BLUE OA PD 150R - B93 VGA_VSYNC Analog Video V-Sync O-3.3 - - B94 VGA_ISZNC Analog Video V-Sync O-3.3 PU 2k2 3.3V - B96 VGA_IZC_DAT Display Data Channel - Clock					-	-
B83 LVDS_BKLT_CTRL Backlight Brightness O-3.3 PD 100k - B84 VCC_5V_SBY 5V Standby PWR - - B85 VCC_5V_SBY 5V Standby PWR - - B86 VCC_5V_SBY 5V Standby PWR - - B87 VCC_5V_SBY 5V Standby PWR - - B87 VCC_5V_SBY 5V Standby PWR - - B88 RSVD NC NC - - B89 VGA_RED Analog Video RGB-RED OA PD 150R - B90 GND Ground PWR - - - B91 VGA_GRN Analog Video RGB-BLUE OA PD 150R - - B92 VGA_ISZ Analog Video RGB-BLUE OA PD 150R - - B93 VGA_IZC_CK Display Data Channel - Clock O-3.3 - - - B96 VGA_IZC_DAT<						-
B84 VCC_SV_SBY 5V Standby PWR - - B85 VCC_SV_SBY 5V Standby PWR - - B86 VCC_SV_SBY 5V Standby PWR - - B87 VCC_SV_SBY 5V Standby PWR - - B88 RSVD NC - - - B89 VGA_RED Analog Video RGB-RED OA PD 150R - B90 GND Ground PWR - - - B91 VGA_GRN Analog Video RGB-GREEN OA PD 150R - - B92 VGA_HSYNC Analog Video RGB-GREEN OA PD 150R - - B93 VGA_LSC_CK Display Data Channel - Clock O-3.3 - - - B96 VGA_I2C_CK Display Data Channel - Data IO-3.3 PU 2k2 3.3V - B97 TV_DAC_A Composite CVBS OA PD 150R - B98					PD 100k	-
B85 VCC_5V_SBY 5V Standby PWR - - B86 VCC_5V_SBY 5V Standby PWR - - B87 VCC_5V_SBY 5V Standby PWR - - B88 RSVD NC NC - - B88 RSVD NC NC - - B89 VGA_RED Analog Video RGB-RED OA PD 150R - B90 GND Ground PWR - - - B91 VGA_GRN Analog Video RGB-BLUE OA PD 150R - - B92 VGA_BLU Analog Video RGB-BLUE OA PD 150R - - B93 VGA_VSYNC Analog Video V-Sync O-3.3 - - - B95 VGA_I2C_CAD Display Data Channel - Clock O-3.3 PU 2k2 3.3V - B96 TV_DAC_A Composite CVBS OA PD 150R - B98 TV_DAC_C					-	-
B86 VCC_5V_SBY 5V Standby PWR - - B87 VCC_5V_SBY 5V Standby PWR - - B88 RSVD NC NC - - B89 VGA_RED Analog Video RGB-RED OA PD 150R - B90 GND Ground PWR - - B91 VGA_GRN Analog Video RGB-GREEN OA PD 150R - B92 VGA_BLU Analog Video RGB-BLUE OA PD 150R - B93 VGA_LSYNC Analog Video H-Sync O-3.3 - - B94 VGA_L2C_DK Display Data Channel - Clock O-3.3 PU 2k2 3.3V - B95 VGA_I2C_DAT Display Data Channel - Data IO-3.3 PU 2k2 3.3V - B96 VQA_DC_A Composite CVBS OA PD 150R - B97 TV_DAC_A Composite CVBS OA PD 150R - B99 TV_DAC_B TV Luminance Signa					-	-
B87 VCC_5V_SBY 5V Standby PWR - - B88 RSVD NC NC - - B89 VGA_RED Analog Video RGB-RED OA PD 150R - B90 GND Ground PWR - - - B91 VGA_GRN Analog Video RGB-GREEN OA PD 150R - B92 VGA_BLU Analog Video RGB-BLUE OA PD 150R - B93 VGA_LSYNC Analog Video H-Sync O-3.3 - - B94 VGA_I2C_CK Display Data Channel - Clock O-3.3 - - B95 VGA_I2C_DAT Display Data Channel - Data IO-3.3 PU 2k2 3.3V - B96 VGA_I2C_DAT Display Data Channel - Data IO-3.3 PU 2k2 3.3V - B97 TV_DAC_A Composite CVBS OA PD 150R - B98 TV_DAC_B TV Luminance Signal OA PD 150R - B100 <t< td=""><td></td><td></td><td>,</td><td></td><td>-</td><td>-</td></t<>			,		-	-
B88 RSVD NC - - B89 VGA_RED Analog Video RGB-RED OA PD 150R - B90 GND Ground PWR - - B91 VGA_GRN Analog Video RGB-GREEN OA PD 150R - B92 VGA_BLU Analog Video RGB-BLUE OA PD 150R - B93 VGA_HSYNC Analog Video RGB-BLUE OA PD 150R - B94 VGA_LSC_CK Display Data Channel - Clock O-3.3 - - B95 VGA_I2C_DK Display Data Channel - Clock O-3.3 PU 2k2 3.3V - B96 VGA_I2C_DAT Display Data Channel - Data IO-3.3 PU 2k2 3.3V - B97 TV_DAC_A Composite CVBS OA PD 150R - B98 TV_DAC_B TV Luminance Signal OA PD 150R - B100 GND Ground PWR - - - B101 VCC_12V <td< td=""><td></td><td></td><td></td><td></td><td>-</td><td>-</td></td<>					-	-
B89VGA_REDAnalog Video RGB-REDOAPD 150R-B90GNDGroundPWRB91VGA_GRNAnalog Video RGB-GREENOAPD 150R-B92VGA_BLUAnalog Video RGB-BLUEOAPD 150R-B93VGA_HSYNCAnalog Video H-SyncO-3.3B94VGA_VSYNCAnalog Video V-SyncO-3.3B95VGA_I2C_CKDisplay Data Channel - ClockO-3.3PU 2k2 3.3V-B96VGA_I2C_DATDisplay Data Channel - DataIO-3.3PU 2k2 3.3V-B97TV_DAC_AComposite CVBSOAPD 150R-B98TV_DAC_BTV Luminance SignalOAPD 150R-B99TV_DAC_CTV Chrominance SignalOAPD 150R-B100GNDGroundPWRB101VCC_12VPower 12VPWRB103VCC_12VPower 12VPWRB104VCC_12VPower 12VPWRB105VCC_12VPower 12VPWRB106VCC_12VPower 12VPWRB108VCC_12VPower 12VPWRB108VCC_12VPower 12VPWRB108VCC_12VPower 12VPWRB108VCC_12VPower 12VPWRB109V					-	-
B90GNDGroundPWRB91VGA_GRNAnalog Video RGB-GREENOAPD 150R-B92VGA_BLUAnalog Video RGB-BLUEOAPD 150R-B93VGA_HSYNCAnalog Video H-SyncO-3.3B94VGA_VSYNCAnalog Video V-SyncO-3.3B95VGA_I2C_CKDisplay Data Channel - ClockO-3.3PU 2k2 3.3V-B96VGA_I2C_DATDisplay Data Channel - DataIO-3.3PU 2k2 3.3V-B97TV_DAC_AComposite CVBSOAPD 150R-B98TV_DAC_BTV Luminance SignalOAPD 150R-B99TV_DAC_CTV Chrominance SignalOAPD 150R-B100GNDGroundPWRB101VCC_12VPower 12VPWRB103VCC_12VPower 12VPWRB104VCC_12VPower 12VPWRB105VCC_12VPower 12VPWRB106VCC_12VPower 12VPWRB107VCC_12VPower 12VPWRB108VCC_12VPower 12VPWRB108VCC_12VPower 12VPWRB108VCC_12VPower 12VPWRB108VCC_12VPower 12VPWRB109VCC_12V	B89		Analog Video RGB-RED		PD 150R	-
B91VGA_GRNAnalog Video RGB-GREENOAPD 150R-B92VGA_BLUAnalog Video RGB-BLUEOAPD 150R-B93VGA_HSYNCAnalog Video H-SyncO-3.3B94VGA_VSYNCAnalog Video V-SyncO-3.3B95VGA_I2C_CKDisplay Data Channel - ClockO-3.3PU 2k2 3.3V-B96VGA_I2C_DATDisplay Data Channel - DataIO-3.3PU 2k2 3.3V-B97TV_DAC_AComposite CVBSOAPD 150R-B98TV_DAC_BTV Luminance SignalOAPD 150R-B99TV_DAC_CTV Chrominance SignalOAPD 150R-B100GNDGroundPWRB101VCC_12VPower 12VPWRB103VCC_12VPower 12VPWRB104VCC_12VPower 12VPWRB105VCC_12VPower 12VPWRB106VCC_12VPower 12VPWRB108VCC_12VPower 12VPWRB108VCC_12VPower 12VPWRB108VCC_12VPower 12VPWRB109VCC_12VPower 12VPWRB109VCC_12VPower 12VPWRB109VCC_12VPower 12VPWRB109VCC_12V<	B90		•	PWR	-	-
B92VGA_BLUAnalog Video RGB-BLUEOAPD 150R-B93VGA_HSYNCAnalog Video H-SyncO-3.3B94VGA_VSYNCAnalog Video V-SyncO-3.3B95VGA_I2C_CKDisplay Data Channel - ClockO-3.3PU 2k2 3.3V-B96VGA_I2C_DATDisplay Data Channel - DataIO-3.3PU 2k2 3.3V-B97TV_DAC_AComposite CVBSOAPD 150R-B98TV_DAC_BTV Luminance SignalOAPD 150R-B99TV_DAC_CTV Chrominance SignalOAPD 150R-B100GNDGroundPWRB101VCC_12VPower 12VPWRB102VCC_12VPower 12VPWRB103VCC_12VPower 12VPWRB104VCC_12VPower 12VPWRB105VCC_12VPower 12VPWRB106VCC_12VPower 12VPWRB107VCC_12VPower 12VPWRB108VCC_12VPower 12VPWRB109VCC_12VPower 12VPWRB109VCC_12VPower 12VPWRB109VCC_12VPower 12VPWRB109VCC_12VPower 12VPWRB109VCC_1	B91		Analog Video RGB-GREEN	OA	PD 150R	-
B93VGA_HSYNCAnalog Video H-SyncO-3.3B94VGA_VSYNCAnalog Video V-SyncO-3.3B95VGA_I2C_CKDisplay Data Channel - ClockO-3.3PU 2k2 3.3V-B96VGA_I2C_DATDisplay Data Channel - DataIO-3.3PU 2k2 3.3V-B97TV_DAC_AComposite CVBSOAPD 150R-B98TV_DAC_BTV Luminance SignalOAPD 150R-B99TV_DAC_CTV Chrominance SignalOAPD 150R-B100GNDGroundPWRB101VCC_12VPower 12VPWRB103VCC_12VPower 12VPWRB104VCC_12VPower 12VPWRB105VCC_12VPower 12VPWRB106VCC_12VPower 12VPWRB107VCC_12VPower 12VPWRB108VCC_12VPower 12VPWRB109VCC_12VPower 12VPWRB109VCC_12VPower 12VPWRB109VCC_12VPower 12VPWRB109VCC_12VPower 12VPWRB109VCC_12VPower 12VPWR	B92			OA		-
B94VGA_VSYNCAnalog Video V-SyncO-3.3B95VGA_I2C_CKDisplay Data Channel - ClockO-3.3PU 2k2 3.3V-B96VGA_I2C_DATDisplay Data Channel - DataIO-3.3PU 2k2 3.3V-B97TV_DAC_AComposite CVBSOAPD 150R-B98TV_DAC_BTV Luminance SignalOAPD 150R-B99TV_DAC_CTV Chrominance SignalOAPD 150R-B100GNDGroundPWRB101VCC_12VPower 12VPWRB102VCC_12VPower 12VPWRB103VCC_12VPower 12VPWRB104VCC_12VPower 12VPWRB105VCC_12VPower 12VPWRB106VCC_12VPower 12VPWRB107VCC_12VPower 12VPWRB108VCC_12VPower 12VPWRB108VCC_12VPower 12VPWRB109VCC_12VPower 12VPWRB109VCC_12VPower 12VPWRB109VCC_12VPower 12VPWRB109VCC_12VPower 12VPWR	B93				-	-
B95VGA_I2C_CKDisplay Data Channel - ClockO-3.3PU 2k2 3.3V-B96VGA_I2C_DATDisplay Data Channel - DataIO-3.3PU 2k2 3.3V-B97TV_DAC_AComposite CVBSOAPD 150R-B98TV_DAC_BTV Luminance SignalOAPD 150R-B99TV_DAC_CTV Chrominance SignalOAPD 150R-B100GNDGroundPWRB101VCC_12VPower 12VPWRB102VCC_12VPower 12VPWRB103VCC_12VPower 12VPWRB104VCC_12VPower 12VPWRB105VCC_12VPower 12VPWRB106VCC_12VPower 12VPWRB107VCC_12VPower 12VPWRB108VCC_12VPower 12VPWRB109VCC_12VPower 12VPWR	B94			O-3.3	-	-
B96VGA_I2C_DATDisplay Data Channel - DataIO-3.3PU 2k2 3.3V-B97TV_DAC_AComposite CVBSOAPD 150R-B98TV_DAC_BTV Luminance SignalOAPD 150R-B99TV_DAC_CTV Chrominance SignalOAPD 150R-B100GNDGroundPWRB101VCC_12VPower 12VPWRB102VCC_12VPower 12VPWRB103VCC_12VPower 12VPWRB104VCC_12VPower 12VPWRB105VCC_12VPower 12VPWRB106VCC_12VPower 12VPWRB107VCC 12VPower 12VPWRB108VCC_12VPower 12VPWRB109VCC_12VPower 12VPWR	B95			O-3.3	PU 2k2 3.3V	-
B97 TV_DAC_A Composite CVBS OA PD 150R - B98 TV_DAC_B TV Luminance Signal OA PD 150R - B99 TV_DAC_C TV Chrominance Signal OA PD 150R - B100 GND Ground PWR - - B101 VCC_12V Power 12V PWR - - B102 VCC_12V Power 12V PWR - - B103 VCC_12V Power 12V PWR - - B104 VCC_12V Power 12V PWR - - B103 VCC_12V Power 12V PWR - - B104 VCC_12V Power 12V PWR - - B105 VCC_12V Power 12V PWR - - B106 VCC_12V Power 12V PWR - - B106 VCC_12V Power 12V PWR - - B108						-
B98 TV_DAC_B TV Luminance Signal OA PD 150R - B99 TV_DAC_C TV Chrominance Signal OA PD 150R - B100 GND Ground PWR - - B101 VCC_12V Power 12V PWR - - B102 VCC_12V Power 12V PWR - - B103 VCC_12V Power 12V PWR - - B104 VCC_12V Power 12V PWR - - B104 VCC_12V Power 12V PWR - - B104 VCC_12V Power 12V PWR - - B105 VCC_12V Power 12V PWR - - B106 VCC_12V Power 12V PWR - - B107 VCC_12V Power 12V PWR - - B108 VCC_12V Power 12V PWR - - B109						-
B99 TV_DAC_C TV Chrominance Signal OA PD 150R - B100 GND Ground PWR - - B101 VCC_12V Power 12V PWR - - B102 VCC_12V Power 12V PWR - - B103 VCC_12V Power 12V PWR - - B104 VCC_12V Power 12V PWR - - B104 VCC_12V Power 12V PWR - - B105 VCC_12V Power 12V PWR - - B106 VCC_12V Power 12V PWR - - B106 VCC_12V Power 12V PWR - - B107 VCC_12V Power 12V PWR - - B108 VCC_12V Power 12V PWR - - B109 VCC_12V Power 12V PWR - -	B98				PD 150R	-
B100 GND Ground PWR - - B101 VCC_12V Power 12V PWR - - B102 VCC_12V Power 12V PWR - - B103 VCC_12V Power 12V PWR - - B103 VCC_12V Power 12V PWR - - B104 VCC_12V Power 12V PWR - - B105 VCC_12V Power 12V PWR - - B106 VCC_12V Power 12V PWR - - B106 VCC_12V Power 12V PWR - - B107 VCC_12V Power 12V PWR - - B108 VCC_12V Power 12V PWR - - B109 VCC_12V Power 12V PWR - -						-
B101 VCC_12V Power 12V PWR - - B102 VCC_12V Power 12V PWR - - B103 VCC_12V Power 12V PWR - - B104 VCC_12V Power 12V PWR - - B104 VCC_12V Power 12V PWR - - B105 VCC_12V Power 12V PWR - - B106 VCC_12V Power 12V PWR - - B107 VCC 12V Power 12V PWR - - B108 VCC_12V Power 12V PWR - - B108 VCC_12V Power 12V PWR - - B109 VCC_12V Power 12V PWR - -			0		-	-
B102 VCC_12V Power 12V PWR - - B103 VCC_12V Power 12V PWR - - B104 VCC_12V Power 12V PWR - - B104 VCC_12V Power 12V PWR - - B105 VCC_12V Power 12V PWR - - B106 VCC_12V Power 12V PWR - - B107 VCC_12V Power 12V PWR - - B108 VCC_12V Power 12V PWR - - B108 VCC_12V Power 12V PWR - - B109 VCC_12V Power 12V PWR - -			Power 12V		-	-
B103 VCC_12V Power 12V PWR - - B104 VCC_12V Power 12V PWR - - B105 VCC_12V Power 12V PWR - - B106 VCC_12V Power 12V PWR - - B106 VCC_12V Power 12V PWR - - B107 VCC_12V Power 12V PWR - - B108 VCC_12V Power 12V PWR - - B109 VCC_12V Power 12V PWR - -				PWR	-	-
B104 VCC_12V Power 12V PWR - - B105 VCC_12V Power 12V PWR - - B106 VCC_12V Power 12V PWR - - B106 VCC_12V Power 12V PWR - - B107 VCC_12V Power 12V PWR - - B108 VCC_12V Power 12V PWR - - B109 VCC_12V Power 12V PWR - -	B103	_	Power 12V		-	-
B105 VCC_12V Power 12V PWR - - B106 VCC_12V Power 12V PWR - - B107 VCC_12V Power 12V PWR - - B108 VCC_12V Power 12V PWR - - B108 VCC_12V Power 12V PWR - - B109 VCC_12V Power 12V PWR - -	B104		Power 12V	PWR	-	-
B106 VCC_12V Power 12V PWR - - B107 VCC_12V Power 12V PWR - - B108 VCC_12V Power 12V PWR - - B108 VCC_12V Power 12V PWR - - B109 VCC_12V Power 12V PWR - -	B105		Power 12V	PWR	-	-
B107 VCC_12V Power 12V PWR - - B108 VCC_12V Power 12V PWR - - B109 VCC_12V Power 12V PWR - -				PWR	-	-
B108 VCC_12V Power 12V PWR - - B109 VCC_12V Power 12V PWR - -				PWR	-	-
B109 VCC_12V Power 12V PWR - -	B108		Power 12V	PWR	-	-
				-	-	-
B110 GND Ground PWR				PWR	-	-



Row	С
-----	---

Pin	Signal	Description	Туре	PU/PD	Comment
C1	GND	Ground	PWR	-	-
C2	IDE D7	IDE Data Bus	IO	PD 10k	-
C3	IDE D6	IDE Data Bus	IO	-	-
C4	IDE_D3	IDE Data Bus	IO	-	-
C5	IDE_D15	IDE Data Bus	IO	-	-
C6	IDE_D8	IDE Data Bus	IO	-	-
C7	IDE_D9	IDE Data Bus	IO	-	-
C8	IDE_D2	IDE Data Bus	IO	-	-
C9	IDE_D13	IDE Data Bus	IO	-	-
C10	IDE_D1	IDE Data Bus	IO	-	-
C11	GND	Ground	PWR	-	-
C12	IDE_D14	IDE Data Bus	IO	-	-
C13	IDE_IORDY	IDE I/O Ready	I-3.3	PU 4K7 3.3V	-
C14	IDE_IOR#	I/O read line to IDE device	O-3.3		-
C15	PCI_PME#	PCI Power Management Event	IO-3.3		int. PU 20k in ICH9
C16	PCI_GNT2#	PCI Bus Grant 2	<mark>O-3.3</mark>		int. PU 20k in ICH9
C17	PCI_REQ2#	PCI Bus Request 2	I-3.3	PU 8K2 3.3V	-
C18	PCI_GNT1#	PCI Bus Grant 1	<mark>O-3.3</mark>		int. PU 20k in ICH9
C19	PCI_REQ1#	PCI Bus Request 1	I-3.3	PU 8K2 3.3V	-
C20	PCI_GNT0#	PCI Bus Grant 0	<mark>O-3.3</mark>		int. PU 20k in ICH9
C21	GND	Ground	PWR		-
C22	PCI_REQ0#	PCI Bus Reqest 0	I-3.3	PU 8K2 3.3V	-
C23	PCI_RESET#	PCI Bus Reset	<mark>O-3.3</mark>	-	-
C24	PCI_AD0	PCI Adress & Data Bus line	IO-3.3	-	-
C25	PCI_AD2	PCI Adress & Data Bus line	IO-3.3	-	-
C26	PCI_AD4	PCI Adress & Data Bus line	IO-3.3	-	-
C27	PCI_AD6	PCI Adress & Data Bus line	IO-3.3	-	-
C28	PCI_AD8	PCI Adress & Data Bus line	IO-3.3	-	-
C29	PCI_AD10	PCI Adress & Data Bus line	IO-3.3	-	-
C30	PCI_AD12	PCI Adress & Data Bus line	IO-3.3	-	-
C31	GND	Ground	PWR	-	-
C32	PCI_AD14	PCI Adress & Data Bus line	IO-3.3	-	-
C33	PCI_C/BE1#	PCI Bus Command and Byte enables	IO-3.3	-	-
C34	PCI_PERR#	PCI Bus Grant Error	IO-3.3	PU 8K2 3.3V	-
C35	PCI_LOCK#	PCI Bus Lock	IO-3.3	PU 8K2 3.3V	-
C36	PCI_DEVSEL#	PCI Bus Device Select	IO-3.3	PU 8K2 3.3V	-
C37	PCI_IRDY#	PCI Bus Bus Initiator Ready	IO-3.3	PU 8K2 3.3V	-
C38	PCI_C/BE2#	PCI Bus Command and Byte enables	IO-3.3		-
C39	PCI_AD17	PCI Adress & Data Bus line	IO-3.3	-	-
C40	PCI_AD19	PCI Adress & Data Bus line	IO-3.3	-	-
C41	GND	Ground	PWR	-	-
C42	PCI_AD21	PCI Adress & Data Bus line	IO-3.3	-	-
C43	PCI_AD23	PCI Adress & Data Bus line	IO-3.3	-	-
C44	PCI_C/BE3#	PCI Bus Command and Byte enables	IO-3.3	-	-
C45	PCI_AD25	PCI Adress & Data Bus line	IO-3.3		
C46	PCI_AD27	PCI Adress & Data Bus line	10-3.3	-	
C47	PCI_AD29	PCI Adress & Data Bus line	IO-3.3	-	-
C48 C49	PCI_AD31	PCI Adress & Data Bus line	IO-3.3 I-3.3		-
C49 C50	PCI_IRQA# PCI_IRQB#	PCI Bus Interrupt Request A PCI Bus Interrupt Request B	I-3.3	PU 8K2 3.3V	
	_		PWR	PU 8K2 3.3V	-
C51 C52	GND PEG_RX0+	Ground	I - DP		- both modes supported
C52 C53		PCIe 0 Recieve + / SDVO TV clock +	I-DP		both modes supported
C53	PEG_RX0- TYPE0#	PCIe 0 Recieve - / SDVO TV clock -	STO	-	not connected
C54 C55		Module type ID pin 0	I-DP	-	both modes supported
600	PEG_RX1+	PCIe 1 Recieve + / SDVO B Interrupt +	I-DP	-	boun modes supported



Row C

Pin	Signal	Description	Туре	PU/PD	Comment
C56	PEG_RX1-	PCIe 1 Recieve - / SDVO B interrupt -	I - DP	-	both modes supported
C57	TYPE1#	Module type ID pin 1	STO	-	not connected
C58	PEG_RX2+	PCIe 2 Recieve + / SDVO Field stall +	I - DP	-	both modes supported
C59	PEG_RX2-	PCIe 2 Recieve - / SDVO Field stall -	I - DP	-	both modes supported
C60	GND	Ground	PWR	-	
C61	PEG_RX3+	PCIe 3 Recieve +	I-DP	-	-
C62	PEG RX3-	PCIe 3 Recieve -	I - DP	-	-
C63	RSVD	Rx from Board Controller	I-3.3	-	-
C64	RSVD	Tx from Board Controller	O-3.3	-	-
C65	PEG RX4+	PCIe 4 Recieve +	I - DP	-	-
C66	PEG RX4-	PCIe 4 Recieve -	I - DP	-	-
C67	RSVD	FAN_PWM_CTRL	0-5	-	-
C68	PEG_RX5+	PCIe 5 Recieve + / SDVO C Interrupt +	I - DP	-	both modes supported
C69	PEG_RX5-	PCIe 5 Recieve - / SDVO C interrupt -	I-DP	_	both modes supported
C70	GND	Ground	PWR	-	-
C71	PEG_RX6+	PCIe 6 Recieve +	I-DP	-	-
C72	PEG_RX6-	PCIe 6 Recieve -	I - DP	-	
C73	SDVO_DATA	SDVO_CTRLDATA	IO-2,5	-	-
C74	PEG RX7+	PCIe 7 Recieve +	I - DP		
C74	PEG_RX7-	PCIe 7 Recieve +	I-DP	-	-
C76			PWR	-	-
C70	GND RSVD	Ground	I-5	_	-
C78		FAN_TACH	I-DP	-	
C78 C79	PEG_RX8+	PCIe 8 Recieve +	I-DP	-	-
C79 C80	PEG_RX8- GND	PCIe 8 Recieve -	PWR	-	-
	-	Ground	I - DP	-	-
C81	PEG_RX9+	PCIe 9 Recieve +	-	-	-
C82	PEG_RX9-	PCIe 9 Recieve -	I-DP	- DU 401: 2 2) (ab	-
C83 C84	RSVD	Physical Presence	I-3.3 PWR	PU 10k 3.3Vsb	
	GND	Ground		-	-
C85	PEG_RX10+	PCIe 10 Recieve +	I-DP	-	-
C86 C87	PEG_RX10-	PCIe 10 Recieve -	I - DP PWR	-	-
C87	GND	Ground	I-DP	-	-
C89	PEG_RX11+	PCle 11 Recieve +	I-DP		-
	PEG_RX11-	PCIe 11 Recieve –	-	-	
C90	GND	Ground	PWR	-	-
C91	PEG_RX12+	PCIe 12 Recieve +	I - DP	-	-
C92	PEG_RX12-	PCIe 12 Recieve -	I - DP	-	-
C93	GND	Ground	PWR	-	-
C94	PEG_RX13+	PCIe 13 Recieve +	I - DP	-	-
C95	PEG_RX13-	PCIe 13 Recieve -	I - DP	-	-
C96	GND	Ground	PWR	-	-
C97	RSVD	NC	NC	-	-
C98	PEG_RX14+	PCIe 14 Recieve +	I-DP	-	-
C99	PEG_RX14-	PCIe 14 Recieve -	I - DP	-	-
C100	GND	Ground	PWR	-	-
C101	PEG_RX15+	PCIe 15 Recieve +	I-DP	-	-
C102	PEG_RX15-	PCIe 15 Recieve -	I - DP	-	-
C103	GND	Ground	PWR	-	-
C104	VCC_12V	Power 12V	PWR	-	-
C105	VCC_12V	Power 12V	PWR	-	-
C106	VCC_12V	Power 12V	PWR	-	-
C107	VCC_12V	Power 12V	PWR	-	-
C108	VCC_12V	Power 12V	PWR	-	-
C109	VCC_12V	Power 12V	PWR	-	-
C110	GND	Ground	PWR	-	-



Row [)
-------	---

Pin	Signal	Description	Туре	PU/PD	Comment
D1	GND	Ground	PWR	-	-
D2	IDE_D5	IDE Data Bus	IO	-	-
D3	IDE_D10	IDE Data Bus	IO	-	-
D4	IDE_D11	IDE Data Bus	IO	-	-
D5	IDE_D12	IDE Data Bus	IO	-	-
D6	IDE_D4	IDE Data Bus	IO	-	-
D7	IDE_D0	IDE Data Bus	IO	-	-
D8	IDE_REQ#	IDE Device DMA Request.	IO	PD 5k6	int. PD 11.5k in ICH9
D9	IDE_IOW#	IDE IO Write	O-3.3	-	-
D10	IDE_ACK#	IDE DMA Acknowledge	<mark>0-3.3</mark>	-	-
D11	GND	Ground	PWR	-	-
D12	IDE_IRQ	IDE Interrupt Request	I-3.3	PD 10k	-
D13	IDE_A0	IDE Adress Bus	<mark>0-3.3</mark>	-	-
D14	IDE_A1	IDE Adress Bus	<mark>0-3.3</mark>	-	-
D15	IDE_A2	IDE Adress Bus	<mark>O-3.3</mark>	-	-
D16	IDE_CS1#	IDE Chip Select for 1F0h to 1FFh range	O-3.3	-	-
D17	IDE_CS3#	IDE Chip Select for 3F0h to 3FFh range	O-3.3	-	-
D18	IDE_RESET#	IDE Reset Output to Device	O-3.3	-	-
D19	PCI_GNT3#	PCI Bus Grant 3	O-3.3	-	int. PU 20k in ICH9
D20	PCI_REQ3#	PCI Bus Regest 3	I-3.3	PU 8K2 3.3V	-
D21	GND	Ground	PWR	-	-
D22	PCI_AD1	PCI Adress & Data Bus line	IO-3.3	-	-
D23	PCI_AD3	PCI Adress & Data Bus line	IO-3.3	-	-
D24	PCI_AD5	PCI Adress & Data Bus line	IO-3.3	-	-
D25	PCI_AD7	PCI Adress & Data Bus line	IO-3.3	-	-
D26	PCI_C/BE0#	PCI Bus Command and Byte enables 0	IO-3.3	-	-
D27	PCI_AD9	PCI Adress & Data Bus line	IO-3.3	-	-
D28	PCI_AD11	PCI Adress & Data Bus line	IO-3.3	-	-
D29	PCI_AD13	PCI Adress & Data Bus line	IO-3.3	-	-
D30	PCI_AD15	PCI Adress & Data Bus line	IO-3.3	-	-
D31	GND	Ground	PWR	-	-
D32	PCI_PAR	PCI Bus Parity	IO-3.3	-	-
D33	PCI_SERR#	PCI Bus System Error	IO-3.3	PU 8K2 3.3V	-
D34	PCI_STOP#	PCI Bus Stop	IO-3.3	PU 8K2 3.3V	-
D35	PCI_TRDY#	PCI Bus Target Ready	IO-3.3	PU 8K2 3.3V	-
D36	PCI_FRAME#	PCI Bus Cycle Frame	IO-3.3	PU 8K2 3.3V	-
D37	PCI_AD16	PCI Adress & Data Bus line	IO-3.3	-	-
D38	PCI_AD18	PCI Adress & Data Bus line	IO-3.3	-	-
D39	PCI_AD20	PCI Adress & Data Bus line	IO-3.3	-	-
D40	PCI_AD22	PCI Adress & Data Bus line	IO-3.3	-	-
D41	GND PCI AD24	Ground	PWR	-	-
D42	-	PCI Adress & Data Bus line	IO-3.3	-	-
D43	PCI_AD26	PCI Adress & Data Bus line	IO-3.3	-	-
D44	PCI_AD28	PCI Adress & Data Bus line	IO-3.3	-	-
D45	PCI_AD30 PCI_IRQC#	PCI Adress & Data Bus line	IO-3.3	-	-
D46	PCI_IRQC# PCI_IRQD#	PCI Bus Interrupt Request C	I-3.3	PU 8K2 3.3V	-
D47	PCI_IRQD# PCI_CLKRUN#	PCI Bus Interrupt Request D	I-3.3	PU 8K2 3.3V	-
D48 D49	PCI_CLKRUN# PCI_M66EN#	PCI Clock Run Control PCI Speed 33/66 Mhz	I-3.3 I-3.3	PU 8K2 3.3V -	- Fixed to 22 Mbz
	PCI_W66EIN# PCI_CLK	PCI Clock	0-3.3	- PD 10k	Fixed to 33 Mhz
D50	GND	Ground			-
D51 D52	PEG_TX0+	PCIe 0 Transmit + / SDVO B [RED] +	PWR O - DP	-	- both modes supported
D52 D53	PEG_TX0+	PCIe 0 Transmit + / SDVO B [RED] + PCIe 0 Transmit - / SDVO B [RED] -	O - DP	-	both modes supported
D53 D54	PEG_LANE_RV#	PCIe U mansmit - 7 SDVO B [RED] - PCIe Lane Reversal	I-3.3	-	-
D54 D55	PEG_LANE_KV#	PCIe Lane Reversal PCIe 1 Transmit + / SDVO B [GRN] +	0 - DP	-	- both modes supported
000				-	sourmoues supported



Row D

Pin	Signal	Description	Туре	PU/PD	Comment
D56	PEG_TX1-	PCle 1 Transmit - / SDVO B [GRN] -	O - DP	-	both modes supported
D57	TYPE2#	Module type ID pin 2	STO	-	not connected
D58	PEG_TX2+	PCle 2 Transmit + / SDVO B [BLU] +	O - DP	-	both modes supported
D59	PEG TX2-	PCle 2 Transmit - / SDVO B [BLU] -	O - DP	-	both modes supported
D60	GND	Ground	PWR	-	-
D61	PEG_TX3+	PCle 3 Transmit + / SDVO B Clock +	O - DP	-	both modes supported
D62	PEG_TX3-	PCle 3 Transmit - / SDVO B Clock -	O - DP	-	both modes supported
D63	RSVD	DDPC_CTRLCLK	IO-3,3	-	-
D64	RSVD	DDPC CTRLDATA	IO-3,3	-	-
D65	PEG_TX4+	PCle 4 Transmit + / SDVO C [RED] +	0 - DP	-	both modes supported
D66	PEG_TX4-	PCle 4 Transmit - / SDVO C [RED] -	O - DP	-	both modes supported
D67	GND	Ground	PWR	-	-
D68	PEG_TX5+	PCIe 5 Transmit + / SDVO C [GRN] +	O - DP	-	both modes supported
D69	PEG_TX5-	PCle 5 Transmit - / SDVO C [GRN] -	O - DP		both modes supported
D03	GND	Ground	PWR	-	-
D71	PEG_TX6+	PCIe 6 Transmit + / SDVO C [BLU] +	O - DP	-	both modes supported
D71	PEG_TX6-	PCle 6 Transmit - / SDVO C [BLU] -	O - DP	-	both modes supported
D72	SDVO_CLK	SDVO_CTRLCLK	IO-2,5	-	botti modes supported
D73 D74	PEG TX7+	PCle 7 Transmit + / SDVO C Clock +	0 - DP	-	- hoth modes supported
D74 D75	PEG TX7-		O - DP		both modes supported both modes supported
	GND	PCIe 7 Transmit - / SDVO C Clock -	PWR	-	botti modes supported
D76	IDE CBLID#	Ground		- DD 40k	-
D77	=	IDE Cable Indicator Signal	I-3.3 O - DP	PD 10k -	-
D78	PEG_TX8+	PCle 8 Transmit +			-
D79	PEG_TX8-	PCle 8 Transmit -	O - DP	-	-
D80	GND	Ground	PWR	-	-
D81	PEG_TX9+	PCle 9 Transmit +	O - DP	-	-
D82	PEG_TX9-	PCle 9 Transmit -	O - DP	-	-
D83	RSVD	MCH_CFG_20	0-3.3	PU 4K7 3.3V	-
D84	GND	Ground	PWR	-	-
D85	PEG_TX10+	PCle 10 Transmit +	O - DP	-	-
D86	PEG_TX10-	PCle 10 Transmit -	O - DP	-	-
D87	GND	Ground	PWR	-	-
D88	PEG_TX11+	PCle 11 Transmit +	O - DP	-	-
D89	PEG_TX11-	PCIe 11 Transmit -	O - DP	-	-
D90	GND	Ground	PWR	-	-
D91	PEG_TX12+	PCIe 12 Transmit +	O - DP	-	-
D92	PEG_TX12-	PCIe 12 Transmit -	O - DP	-	-
D93	GND	Ground	PWR	-	-
D94	PEG_TX13+	PCIe 13 Transmit +	O - DP	-	-
D95	PEG_TX13-	PCle 13 Transmit -	O - DP	-	-
D96	GND	Ground	PWR	-	-
D97	PEG_ENABLE#	PCle Enable	I-3.3	PU 43K2 3.3V	-
D98	PEG_TX14+	PCle 14 Transmit +	O - DP	-	-
D99	PEG_TX14-	PCle 14 Transmit -	O - DP	-	-
D100	GND	Ground	PWR	-	-
D101	PEG_TX15+	PCIe 15 Transmit +	O - DP	-	-
D102	PEG_TX15-	PCIe 15 Transmit -	O - DP	-	-
D103	GND	Ground	PWR	-	-
D104	VCC_12V	Power 12V	PWR	-	-
D105	VCC_12V	Power 12V	PWR	-	-
D106	VCC_12V	Power 12V	PWR	-	-
D107	VCC_12V	Power 12V	PWR	-	-
D 422	VCC_12V	Power 12V	PWR	-	-
D108	_				
D108 D109	VCC_12V	Power 12V	PWR	-	-



	Signal Type Legend			
IO-2,5	Bi-directional 2,5 V Input/Output			
IO-3,3	Bi-directional 3,3 V Input/Output			
IO-5	Bi-directional 5 V Input/Output			
I-3,3	3,3 V Input			
I-5	5 V Input			
O-2,5	2,5 V Output			
O-3,3	3,3 V Output			
O-5	5 V Output			
IO	Input/Output			
OA	Analog Output			
OD	Digital Output			
I/O - DP	Differential Pair Input/Output			
O - DP	Differential Pair Output			
I - DP	Differential Pair Input			
PWR	Power or Ground			
STO	Strapping Output			
PU	Pull Up Resistor			
PD	Pull Down Resistor			
NC	Not Connected / Reserved			



6 Embedded Functions

All embedded board functions on ADLINK's Computer on Modules are supported at the operating system level using the ADLINK Intelligent Device Interface (AIDI) library. The AIDI API programming interface is compatible and identical across all ADLINK Computer on Modules and all supported operating systems. The AIDI library includes a demo program to demonstrate the library's functionallity.

6.1 Watchdog Timer

The Express-MV implements a Watchdog timer that can be used to automatically detect software execution problems or system hangs and reset the board if necessary. The Watchdog timer consists of a counter that counts down from an initial value to zero. When the system is operating normally, the software that sets the initial value periodically resets the counter so that the it never reaches zero. If the counter reaches zero before the software resets it, the system is presumed to be malfunctioning and a reset signal is asserted.



The AIDI Library Watchdog functions support Watchdog control of the board. If the Watchdog begins countdown and reaches zero, it will access the CPU's RESET signal to reset the system. This application must call another function named AidiWDogTrigger that triggers the Watchdog to restart to prevent system reset.

AIDI Demo Program - Watchdog Tab

The AIDI Demo Program allows retrieval of the current Watchdog status and updating of the Watchdog settings

If the Watchdog is enabled, the user can click the *WDT Trigger* button to manually reset the counter and prevent the system from resetting

i ai	IDI DEMO Program					
Boa	ard Info StorageArea I2C-Buses HW-Monitor GPI0 WatchDog					
WatchDog Info						
	Number: 1 MinTimeout 0 ms MaxTimeout 255000 ms					
	MinDelay: 0 ms MaxDelay: 255000 ms					
1	WatchDog Operation					
	Start WatchDog Get WatchDog Config					
	Timeout(dec): ms Timeout(dec): ms					
	Delay(dec): ms Delay(dec): ms					
2	Enable Disable GetConfig					
	WDT Trigger					
	Note: the sum of timeout value and delay value can't exceed MaxTimeout or MaxDelay					



6.2 **GPIO**

GPIO library support is limited to GPIO signals that originate from the Computer on Module and extended to the carrier board. COM Express modules support 4 GPO and 4 GPI signals. Some of ADLINK's COM Express boards can configure all 8 ports for GPI or GPO use.

GPIO signals can be monitored and controlled by using the ADLINK Intelligent Device Interface (AIDI) library that is compatible and identical across all ADLINK COM Express modules and all supported operating systems.

Pin	Signal Type #	AIDI ID (bit)	Remark
A54	GPI0	0	Express-MV can configure this pin for GPI and GPO
A63	GPI1	1	Express-MV can configure this pin for GPI and GPO
A67	GPI2	2	Express-MV can configure this pin for GPI and GPO
A85	GPI3	3	Express-MV can configure this pin for GPI and GPO
A93	GPO0	4	Express-MV can configure this pin for GPI and GPO
B54	GPO1	5	Express-MV can configure this pin for GPI and GPO
B57	GPO2	6	Express-MV can configure this pin for GPI and GPO
B63	GPO3	7	Express-MV can configure this pin for GPI and GPO

The COM Express type II standard assigns the following pins for either GPI or GPO

AIDI Demo Program - GPIO Tab

The AIDI Demo Program displays current GPI or GPO status and allows reading of GPI and writing to GPO.

The table above links logical port numbers in AIDI to physical port numbers on the COM Express board-to-board connector.

For boards that support *multidirection* the "SetDirection" button can configure the port for either GPI or GPO

di A	🕼 AIDI DEMO Program				
Board Info StorageArea I2C-Buses HW-Monitor GPIO WatchDog GPIO Info					
1	Number: O GetDiretion Capabilities(hex): Direction for now: 0x0000003C GetDiretion in: 0x000003C Input New Direction(hex): SetDiretion out: 0x00220000 SetDiretion SetDiretion				
2	IORead Value(hex): 1 GetValues				
3	IOWrite new Value(hex): Write				
4	IOXorAndXor Xor1 (hex): And(hex): Xor2(hex): Write				



6.3 Hardware Monitoring

To ensure system health of your embedded system ADLINK's COM Express modules come with built in support for monitoring and control of CPU and system temperatures, fan speed and critical module voltage levels.

The AIDI Library provides simple APIs at the application level to support these functions and adds alarm functions when voltage or temperature levels exceeds the upper or lower limit set by the user.

On the Express-MV the following monitored values can be read from the module: CPU temperature, system temperature, Vcore, 1.8V, 5V, 3.3V and 12V.

AIDI Demo Program	III AIDI DEMO Program		
- HW Monitor Tab	Board Info StorageArea I2C-Buses HW-Monitor GPI0 WatchDog		
Field 1 displays detected sensors (number).	Sensor Info C Temperature C Fon C Voltage Number:		
Field 2 allows setting of upper and lower alarm limits.	2 Upper Alarm Threshold: Lower Alarm Threshold: GetLimit		
Field 3 displays read out information of sensors.	Maximum Value : Minimum Value : Unit Note: Input decimal data, threshold value must higher than hysteresis value		
	Status Value: Unit: Status: Get Data		



7.1 System Memory Map

Address Range (dec.)	Address Range (hex)	Size	Description
(4GB – 3GB)	C0000000 - FFFFFFFF	1GB	High BIOS Area, APIC, ACPI, Express base, PCI memory resource, VGA DVMT needed memory, etc. (Note 1)
	E0000000 - EFFFFFFF	256 MB	PCI Express Base
	D0000000 - DFFFFFFF	256 MB	DVMT needed memory (Note 2)
(3GB – XXMB)	XXXXXXXX - BFFFFFF	0/32/64/128MB	Internal graphics share memory (Note 3)
15MB – 16MB	F00000 - FFFFFF	1 MB	ISA Hole
960 K – 1024 K	F0000 - FFFFF	64 KB	System BIOS Area
896 K – 960 K	E0000 - EFFFF	64 KB	Extended System BIOS Area
768 K – 896 K	C0000-DFFFF	128 KB	PCI expansion ROM area C0000 – CFFFF: Onboard VGA BIOS D0000 – D17FF: PXE option ROM when onboard LAN boot ROM is enabled.
640 K – 768 K	A0000-BFFFF	128 KB	Video Buffer & SMM space
0 K – 640 K	00000-9FFFF	640 KB	DOSArea



(1) When 4GB of memory is used, BIOS and OS will not report the full memory size. It will be reported as 3GB or less. The difference is reserved for system resources and PCI resources and not available for application use to override the stored values for system or PCI configuration.

(2) This size depends on BIOS setting for DVMT use; 256MB is the default.

(3) This size depends on BIOS setting for Integrated Graphics shared memory; 32MB,

64MB or 128MB could be occupied. Default in BIOS is 32MB.

7.2 Direct Memory Access Channels

Channel Number	Data Width	System Resource	Comment
0	8-bits	Parallel port	Note (1)
1	8-bits	Parallel port	Note (1)
2	8-bits	Diskette drive	Note (1)
3	8-bits	Parallel port	Note (1)
4		Reserved - cascade channel	
5	16-bits	Open	
6	16-bits	Open	
7	16-bits	Open	



(1) DMA channel 0/1/3 is selected when using parallel port. DMA2 is used by Floppy.



7.3 Legacy I/O Map

Address (hex)	Size	Description Comment
0020 - 0021	2 bytes	Interrupt controller
0022 – 002D	12 bytes	System reserved
002E - 002F	2 bytes	LPC SIO
0030 – 003F	16 bytes	System reserved
0040 - 0043	4 bytes	Counter/Timer
0044 - 0047	4 bytes	System reserved
0048-004B	4 bytes	Counter/Timer
004E-004F	2 bytes	TPM configuration port
0050 - 0053	4 bytes	Counter/Timer
0054 – 005F	12 bytes	System reserved
0060	1 byte	Keyboard controller
0061	1 byte	speaker control
0062-0063	2 bytes	System reserved
0064	1 byte	Keyboard controller
0065 – 006F	11 bytes	System reserved
0070 – 0077	8 bytes	Real time clock controller
0078 - 0080	9 bytes	System reserved
0081–008F	18 bytes	DMA controller
0092	1 bytes	Reset Generator
0093 – 009F	13 bytes	System reserved
00A0-00A1	2 bytes	Interrupt controller
00A4 – 00A5	2 bytes	Interrupt controller
00A8 – 00A9	2 bytes	Interrupt controller
00AC - 00AD	2 bytes	Interrupt controller
00B0-00B1	2 bytes	Interrupt controller
00B2-00B3	2 bytes	Power Management
00B4 – 00B5	2 bytes	Interrupt controller
00B8-00B9	2 bytes	Interrupt controller
00BC - 00BD	2 bytes	Interrupt controller
00C0-00DF	32 bytes	DMA controller
00E0-00EF	16 bytes	System reserved
00F0 - 00FF	16 bytes	Numeric processor
0170 - 0177	8 bytes	Secondary IDE controller
01F0 – 01F7	8 bytes	Primary IDE controller
0274 - 0277	4 bytes	ISA PnP read port
0000 - 001F	32 bytes	DMA controller
0278 – 027F	8 bytes	LPT2
0290 – 029F	16 bytes	Onboard Sensor index(0x295)/data port (0x296)
02E8 - 02EF	8 bytes	COM4/Video
02F8 - 02FF	8 bytes	COM2
0376-0377	2 bytes	Secondary IDE controller
0378 – 037F	8 bytes	LPT1
03B0-03BB	12 bytes	Video (monochrome)



Address (hex)	Size	Description	Comment
03BC-03BF	4 bytes	LPT3	
03C0-03DF	32 bytes	Video (VGA†)	
03E8-03EF	8 bytes	COM3	
03F0 – 03F5, 03F7	7 bytes	Diskette controller	
03F6 – 03F7	2 bytes	Primary IDE controller	
03F8-03FF	8 bytes	COM1	
0400-041F	32 bytes	Onboard SMBus control registers	
04D0-04D1	2 bytes	Edge/level triggered PIC	
0500 – 053F	64 bytes	GPIO control registers	
0800 – 087F	128 bytes	ACPI control registers.	
0A79-0A79	1 bytes	ISA PnP read data Port	
0CF8-0CFF*	8 bytes	PCI configuration registers	Note (*)
0CF9**	1 byte	Reset control register	Note (**)
04700-0470F	16 bytes	TPM control registers	

Legacy I/O Map (cont'd)



(*) DWORD access only(**) Byte access only



7.4 Interrupt Request (IRQ) Lines

PIC Mode

IRQ#	Typical Interrupt Resource	Connected	Available
0	Counter 0	N/A	No
1	Keyboard controller	N/A	No
2	Cascade interrupt from slave PIC	N/A	No
3	Serial Port 2 (COM2) / PCI	IRQ3 via SERIRQ	Note (1)
4	Serial Port 1 (COM1) / PCI	IRQ4 via SERIRQ	Note (1)
5	Parallel Port 2 (LPT2) / PCI	IRQ5 via SERIRQ	Note (1)
6	Floppy Drive Controller	IRQ6 via SERIRQ	No
7	Parallel Port 1 (LPT1) / PCI	IRQ7 via SERIRQ,	Note (1)
8	Real-time clock	N/A	No
9	SCI/PCI	IRQ9 via SERIRQ	Note (1)
10	PCI	IRQ10 via SERIRQ	Note (1)
11	PCI	IRQ11 via SERIRQ	Note (1)
12	PS/2 Mouse / PCI	IRQ12 via SERIRQ	Note (1)
13	Math Processor	N/A	No
14	Primary IDE controller / PCI	IRQ14 via SERIRQ	Note (1)
15	Secondary IDE controller / PCI	IRQ15 via SERIRQ	Note (1)



(1) These IRQs can be used for PCI devices when onboard device is disabled.

APIC Mode

IRQ#	Typical Interrupt Resource	Connected	Available
0	Counter 0	N/A	No
1	Keyboard controller	N/A	No
2	Cascade interrupt from slave PIC	N/A	No
3	Serial Port 2 (COM2) / PC	IRQ3 via SERIRQ	Note (1)
4	Serial Port 1 (COM1) / PCI	IRQ4 via SERIRQ	Note (1)
5	Parallel Port 2 (LPT2) / PCI	IRQ5 via SERIRQ	Note (1)
6	Floppy Drive Controller	IRQ6 via SERIRQ	No
7	Parallel Port 1 (LPT1) / PCI	IRQ7 via SERIRQ	Note (1)
8	Real-time clock	N/A	No
9	SCI/PCI	IRQ9 via SERIRQ	Note (1)
10	PCI	IRQ10 via SERIRQ	Note (1)
11	PCI	IRQ11 via SERIRQ	Note (1)
12	PS/2 Mouse / PCI	IRQ12 via SERIRQ	Note (1)
13	Math Processor	N/A	No
14	Primary IDE controller / PCI	IRQ14 via SERIRQ	Note (1)
15	Secondary IDE controller / PCI	IRQ15 via SERIRQ	Note (1)
16	N/A	PCI Slot INT A, HDA, USB, VGA controller	Yes



APIC Mode (cont'd)

IRQ#	Typical Interrupt Resource	Connected	Available
17	N/A	PCI Slot INT B	Yes
18	N/A	PCI Slot INT C, USB, EHCI	Yes
19	N/A	PCI Slot INT D, USB controller	Yes
20	N/A	82567 Ethernet	No
21	N/A	USB	No
22	N/A		No
23	N/A	EHCI, USB	No

(1) These IRQs can be used for PCI devices when onboard device is disabled.

7.5 **PCI Configuration Space Map**

Bus No.	Device No.	Function No.	Routing	Description
00h	00h	00h	N/A	Intel Gm45 GMCH Host-Hub Interface Bridge
00h	02h	00h	Internal	Intel Integrated Graphics Device
00h	02h	01h	Internal	Intel Integrated Graphics Device (Function 1)
00h	19h	00h	Internal	Intel integrated Gigabit Ethernet Controller
00h	1Ah	00h	Internal	Intel USB UHCI controller
00h	1Ah	01h	Internal	Intel USB UHCI controller
00h	1Ah	02h	Internal	Intel USB UHCI controller
00h	1Ah	07h	Internal	Intel UsB EHCI controller
00h	1Bh	00h	Internal	High Definition Audio controller
00h	1Ch	00h/01h/02h/ 03h/04h/05h	Internal	Intel ICH Express Root port (1)
00h	1Dh	00h	Internal	Intel USB UHCI Controller
00h	1Dh	01h	Internal	Intel USB UHCI Controller
00h	1Dh	02h	Internal	Intel USB UHCI controller
00h	1Dh	07h	Internal	Intel USB EHCI Controller
00h	1Eh	00h	N/A	Intel Hub Interface to PCI Bridge
00h	1Fh	00h	N/A	Intel LPC Interface Bridge
00h	1Fh	01h	Internal	Intel IDE Controller
00h	1Fh	02h	Internal	Intel SATA controller
00h	1Fh	03h	Internal	Intel SMBus Controller
00h	1Fh	05h	Internal	Intel IDE controller
01h	04h	00h	PIRQA-PIRQD	External PCI Slot 1
01h	05h	00h	PIRQA-PIRQD	External PCI Slot 2
01h	06h	00h	PIRQA-PIRQD	External PCI Slot 3
01h	07h	00h	PIRQA-PIRQD	External PCI Slot 4



(1) The PCI Express root controller is visible when there is a device installed in the a PCI Express slot.



7.6 PCI Interrupt Routing Map

PIRQ	INT	VGA	UHCI1	UHCI 2	UHCI 3	EHCI1	UHCI4	UHCI 5	UHCI6	EHCI 2	IDE	SMBus
А	INTA	Х	Х									
В	INTB											
С	INTC					Х			Х			Х
D	INTD				Х			Х				
E												
F				Х								
G												
Н							Х			Х		
PIRQ	INT	SATA	Audio	PCI	PCI	PCI	PCI	LAN				
				Slot 1	Slot 2	Slot 3	Slot 4					
Α	INTA		Х	INTA	INTD	INTC	INTB					
В	INTB			INTB	INTA	INTD	INTC					
С	INTC			INTC	INTB	INTA	INTD					
D	INTD	Х		INTD	INTC	INTB	INTA					
E								Х				
F												
G												
Н												

7.7 SMBus Slave Device Address

Address (hex)	Function	Device	
4C	CPU Temperature Sensor	LM95245	
5C	Hardware Monitor	LM87	
9C	GPIO	F7511RG	
AO	DDR2 Channel A	DDR2 socket	
A2	DDR2 Channel B	DDR2 socket	
AC	CMOS Backup	—	
D2	Clock Generator	CK505	



8 **BIOS Setup Utility**

The following chapter describes basic navigation for the AMIBIOS8 BIOS setup utility for the ADLINK Express-MV COM Express module.

8.1 Starting the BIOS

To enter the setup screen, follow these steps:

- 1. Power on the motherboard
- 2. Press the < Delete > key on your keyboard when you see the following text prompt:

<Press DEL or Delete to run Setup>

 After you press the < Delete > key, the main BIOS setup menu displays. You can access the other setup screens from the main BIOS setup menu, such as Chipset and Power menus.





In most cases, the < Delete > key is used to invoke the setup screen. There are several cases that use other keys, such as < F1 >, < F2 >, and so on.



8.1.1 Main Setup Menu

The main BIOS setup menu is the first screen that you can navigate. Each main BIOS setup menu option is described in this user's guide.

The Main BIOS setup menu screen has two main frames. The left frame displays all the options that can be configured. "Grayed" options cannot be configured, "Blue" options can be.


The right frame displays the key legend. Above the key legend is an area reserved for a text message. When an option is selected in the left frame, it is highlighted in white. Often a text message will accompany it.

		BIOS SE	TUP UTILITY		
Main Advanced	Power	Boot	Security	Exit	ţ
System & Board I	nfo.		Use [ENTER], [TAB] or [SHIFT-TAB] to select a field.		
Genuine Intel (R) CP		θHz			
CPU Speed					
Memory Size	: 989MB				Use [+] or [-] to configure system Time.
BIOS Rev.	: T07				
BC Firmware Rev.					
Manufacture Date					
Last Repair Date					
Serial Number					
Hardware Rev. LAN MAC ID					← Select Screen 1↓ Select Item
Boot Counter					+- Change Field
Running Time					Tab Select Field
naming 1100	· vvelo m				F1 General Help
System Time		[22:1	7:391		F10 Save and Exit
System Date		ISun	01/13/2002]		ESC Exit
v02.61	(C) Copyrig	jht 1985-2	006, America	an Meg	ratrends, Inc.



8.1.2 Navigation

The BIOS setup/utility uses a key-based navigation system called hot keys. Most of the BIOS setup utility hot keys can be used at any time during the setup navigation process. These keys include < F1 >, < F10 >, < Enter >, < ESC >, < Arrow > keys, and so on.





There is a hot key legend located in the right frame on most setup screens.

Hot Key	Description
$\rightarrow \leftarrow$	Left/Right The <i>Left and Right</i> < Arrow > keys allow you to select a setup screen.
	For example: Main screen, Advanced screen, Chipset screen, and so on.
$\uparrow \downarrow$	Up/Down The Up and Down < Arrow > keys allow you to select a setup item or sub-screen.
+-	Plus/Minus The Plus and Minus < Arrow > keys allow you to change the field value of a particular
	setup item.
	For example: Date and Time.
Tab	The < Tab > key allows you to select setup fields.



The < F8 > key on your keyboard is the Fail-Safe key. It is not displayed on the key legend by default. To set the Fail-Safe settings of the BIOS, press the < F8 > key on your keyboard. It is located on the upper row of a standard 101 keyboard. The Fail-Safe settings allow the motherboard to boot up with the least amount of options set. This can lessen the probability of conflicting settings.



Hot Key Description


F1

The < F1 > key allows you to display the General Help screen.

Press the < F1 > key to open the *General Help screen*.

Genera	General Help				
↔ +- PGDN Home F2/F3 F8 F10	Select Screen Change Screen Next Page Go to Top of the Screen Change Colors Load Failsafe Defaults Save and Exit	↓↑ Enter PGUP End F7 F9 ESC	Select Item Go to Sub Screen Previous Page Go to Bottom of Screen Discard Changes Load Optimal Defaults Exit		
	[Ok]			

F10 The < F10 > key allows you to save any changes you have made and exit Setup. Press the < F10 > key to save your changes. The following screen will appear:



Press the < Enter > key to save the configuration and exit. You can also use the < Arrow > key to select *Cancel* and then press the < Enter > key to abort this function and return to the previous screen.

ESC

The $< E_{SC} >$ key allows you to discard any changes you have made and exit the Setup. Press the $< E_{SC} >$ key to exit the setup without saving your changes. The following screen will appear:

Discard changes and exit setup now?	
[Ok]	[Cancel]

Press the < Enter > key to discard changes and exit. You can also use the < Arrow > key to select *Cancel* and then press the < Enter > key to abort this function and return to the previous screen.

Enter The < Enter > key allows you to display or change the setup option listed for a particular setup item. The < Enter > key can also allow you to display the setup sub-screens.



8.2 Main Setup

When you first enter the Setup Utility, you will enter the Main setup screen. You can always return to the Main setup screen by selecting the *Main* tab. There are two Main Setup options. They are described in this section. The Main BIOS Setup screen is shown below.

	E	IOS SE	TUP UTILITY		
Main Advanced	Power B	oot	Security	Exit	;
System & Board Info.					Use [ENTER], [TAB] or [SHIFT-TAB] to
Genuine Intel (R) CP	U		@ 1.200	GHz	select a field.
CPU Speed	: 1200MHz				
Memory Size	: 989MB				Use [+] or [-] to configure system Time.
BIOS Rev.	: T07				
BC Firmware Rev. Manufacture Date Last Repair Date Serial Number Hardware Rev. LAN MAC ID Boot Counter Running Time	: 09/01/2008 : 02/16/2009 : 8813EA0001 : 72107-0B10- : 00-30-64-01 : 00001812				← Select Screen ↑↓ Select Item ← Change Field Tab Select Field
System Time System Date	. 00220 1115	[22:1 [Sun (7:39] 01/13/2002]		F1 General Help F10 Save and Exit ESC Exit
v02.61	(C) Copyr ight	1985-20	006, Americ	an Meg	atrends, Inc.

8.2.1 System Time/System Date

Use this option to change the system time and date. Highlight *System Time* or *System Date* using the <Arrow > keys. Enter new values using the keyboard. Press the < Tab > key or the < Arrow > keys to move between fields. The date must be entered in MM/DD/YY format. The time is entered in HH:MM:SS format.



The time is in 24-hour format. For example, 5:30 A.M. appears as 05:30:00, and 5:30 P.M. as 17:30:00.



8.2.2 System & Board Info

The Main BIOS setup screen reports processor, memory and board information.

BIOS Rev.

Displays the current BIOS revision.

BC Firmware Rev.

Displays the current firmware revision of board controller (BC).

Manufacture Date

Displays the date which the board was manufactured.

Last Repair Date

Displays the date on which the board was last repaired.

Serial Number

Displays the serial number of board.

Hardware Rev.

The hardware revision is in XXXXX-YYYY-ZZZZ format. XXXXX represents the ADLINK internal P/N for this board. YYYY is the board PCB version and ZZZZ represents a special configuration of the board.

LAN MAC ID

Displays the MAC address of onboard Ethernet controller.

Boot Counter

Displays the number of times the board has been booted-up since production (max. 16777215).

Running Time

Displays the total time the board has been in operation since production. The units are in hours and the maximum value is 65535.



8.3 Advanced BIOS Setup

Select the *Advanced* tab from the setup screen to enter the Advanced BIOS Setup screen. You can select any of the items in the left frame of the screen, such as SuperIO Configuration, to go to the sub menu for that item. You can display an Advanced BIOS Setup option by highlighting it using the < Arrow > keys. The Advanced BIOS Setup screen is shown below.

The sub menus are described on the following pages.

Advanced Settings	
 CPU Configuration Chipset Configuration Video Function Configuration IDE Configuration Onboard Device Configuration USB Configuration PCIPnP Configuration Remote Access Configuration Trusted Computing 	Configure CPU. ← Select Screen 1↓ Select Item
v02.61 (C)Copyright 1985-2006, American M	Enter Go to Sub Screen F1 General Help F10 Save and Exit ESC Exit



Setting incorrect or conflicting values in Advanced BIOS Setup may cause system malfunctions.



8.3.1 **CPU Configuration**

CPU Configuration Settings

You can use this screen to select options for the CPU Configuration Settings. Use the up and down < Arrow > keys to select an item. Use the < + > and < - > keys to change the value of the selected option. A description of the selected item appears on the right side of the screen. The settings are described on the following pages. An example of the *CPU Configuration* screen is shown below.

Advanced B	IOS SETUP UTILITY	
Configure advanced CPU setting Module Version:3F.11	S	For UP platforms, leave it enabled.
Manufacturer:Intel Genuine Intel (R) CPU Frequency :1.20GHz FSB Speed :800MHz Cache L1 :64 KB Cache L2 :3072 KB Ratio Actual Value:6	@ 1.20GHz	For DP/MP servers, it may use to tune performance to the specific application.
Hardware Prefetcher Adjacent Cache Line Prefetch Max CPUID Value Limit Intel(R) Virtualization Tech Execute-Disable Bit Capability Core Multi-Processing Intel(R) SpeedStep(tm) tech Intel(R) C-STATE tech Enhanced C-States	[Disabled] [Enabled] [Enabled] [Enabled]	 ← Select Screen ↑↓ Select Item ← Change Option F1 General Help F10 Save and Exit ESC Exit
v02.61 (C) Copyright	1985-2006, American Meç	gatrends, Inc.

Hardware Prefetcher

This feature is used for reducing the waiting time of DRAM. The hardware prefetcher looks for streams of data and tries to predict what data will be needed next by the processor and proactively tries to fetch these data.

Adjacent Cache Line Prefetch

This feature is used to enable optimal use of sequential memory access for performance purposes. Disable this setting for applications requiring high use of random memory access.

Max CPUID Value Limit

When the computer is boots, the operating system executes its CPUID instruction to identify the processor and its capabilities. Before it can do so, it must first query the processor to find out the highest input value the CPUID recognizes. This determines the kind of basic



information CPUID can provide the operating system. This option allows you to circumvent problems with older operating systems.

When Enabled, the processor will limit the maximum CPUID input value to 03h when queried, even if the processor supports a higher CPUID input value. When Disabled, the processor will return the actual maximum CPUID input value of the processor when queried.

Intel Virtualization Tech.

Intel Virtualization Technology consists of components that support virtualization of platforms based on Intel processors, thereby enabling the running of multiple operating systems and applications in independent partitions. Each partition behaves like a virtual machine (VM) and provides isolation and protection across partitions. Intel VT requires the use of a processor with Intel VT support. Additionally, a third-party VMM may also be required.

Execute Disable Bit

This is an Intel hardware-based security feature that can help reduce system exposure to viruses and malicious code. It allows the processor to classify areas in memory where application code can or cannot execute. When a malicious worm attempts to insert code in the buffer, the processor disables its code execution, preventing damage and worm propagation. To use Execute Disable Bit you must have a PC or server with a processor with Execute Disable Bit capability and a supporting operating system.

Core Multi-Processing

This item is visible depending on the CPU being used on the board. Multi-core capability of the CPU is enabled/disabled by this setting if the CPU supports this feature.

Intel SpeedStep Tech.

This option enables or disables Intel SpeedStep Technology.

Intel C-STATE Tech.

Intel C-STATE Technology is responsible for activating the processor's own power consumption management. It allows the CPU to save more power under idle mode.

Enhanced C-States

Enhanced C-states are available on newest mobile processors. When this option is enabled, the CPU is automatically put into the lowest frequency/voltage mode when it enters a given C-state.


MPS Revision

It specifies the version of the Multi-Processor Specification (MPS) that the CPU board will use. 1.4 is the suggestion.



8.3.2 Chipset Configuration

Chipset Configuration Settings



Memory Hole

This option selects whether or not to open a memory hole. The memory hole will be located at 15MB-16MB of system memory.

Max TOLUD

Sets the maximum top of low usable DRAM.

Gfx Low Power Mode

This option is applicable for SFF only to enable low power mode.

PEG Port

Set this option to [Auto] to enable auto negotiation with a PEG device, [Enabled] to open the PEG port, or [Disabled] to disable the PEG port.



8.3.3 Video Function Configuration

Video Function Configuration Settings

You can use this screen to select options for Video Function configuration settings. The video function BIOS Setup screen is shown below.

Advanced B	IOS SETUP UTILITY	
Video Function Configuration		Select which graphics controller to use as
Boots Graphic Adapter Priority Internal Graphics Mode Select DVMT Mode Select DVMT/FIXED Memory PAVP Mode		the primary boot device.
Boot Display Device Flat Panel Type TV Standard TV Sub-Type	[CRT] [1024x768 1x18] [NTSC] [NTSC-M]	
Spread Spectrum Clock HDCP Support	[Disabled] [Disabled]	 ← Select Screen ↑↓ Select Item ← Change Option F1 General Help F10 Save and Exit ESC Exit

Boots Graphic Adapter Priority

Select which graphics controller to use as the primary boot display device. IGD = Integrated Graphic device. PEG/PCI = external PCI/Express graphic device.

Internal Graphics Mode Select

Select the amount of system memory which is used by internal graphics device.

DVMT Mode Select

Unified Memory Architecture (UMA) is a concept whereby system memory is shared by both CPU and graphics processor. While this reduces cost, it also reduces the system's performance by taking up a large portion of memory for the graphics processor. Intel's Dynamic Video Memory Technology (DVMT) takes that concept further by allowing the system to dynamically allocate memory resources according to the demands of the system at any point in time. The key idea in DVMT is to improve the efficiency of the memory allocated to either system or graphics processor.

When set to Fixed Mode, the graphics driver will reserve a fixed portion of the system memory as graphics memory. When set to DVMT Mode, the graphics chip will dynamically allocate system memory as graphics memory, according to system and graphics



requirements. When set to Combo Mode, the graphics driver will allocate a fixed amount of memory as dedicated graphics memory, as well as allow more system memory to be dynamically allocated between the graphics processor and the operating system.

DVMT/FIXED Memory

Sets the amount of memory according to DVMT Mode Select.

PAVP Mode

PAVP (Protected Audio Video Path) is a feature to ensure a robust and secure content protection path for high-definition video playback including Blu-ray discs on the Microsoft Windows Vista operating system. It can reduce processor utilization by off-loading the video decode onto the chipset to free up the processor to perform other tasks. Select Lite mode if want to use the PAVP feature.

Boot Display Device

Selects the display interface you want to make active on boot-up.

Flat Panel Type

When LVDS is selected from Boot Display Device, this option allows you to select resolution settings for correct timing to the LVDS interface you want to use. The supported resolutions are: 640x480 18-bit 1Ch, 800x600 18-bit 1Ch, 1024x768 18-bit 1Ch, 1024x768 24-bit 1Ch, 1280x800 24-bit 1Ch, 1280x1024 18-bit 2Ch, 1280x1024 24-bit 2Ch, 1400x1050 18-bit 2Ch, 1400x1050 24-bit 2Ch, 1600x1200 18-bit 2Ch, 1600x1200 24-bit 2Ch, 1680x1050 18-bit 2Ch, 1920x1200 18-bit 2Ch, 1920x1200 24-bit 2Ch, 2048x1536 24-bit 2Ch.

Boot Display Device

Selects the display interface you want to make active on boot-up.

TV Standard

Selects the TV standard.

TV Sub-Type

Selects sub-type of the TV standard.

Spread Spectrum Clock

This option enables/disables the spread spectrum of Gfx.

HDCP Support

Enables/Disables High-bandwidth Digital Content Protection (HDCP) support.



8.3.4 **IDE Configuration**

IDE Configuration Settings

You can use this screen to select options for the IDE Configuration Settings. An example of the *IDE Configuration* screen is shown below.

IDE Configuration		Options
 SATA#1 Configuration Configure SATA#1 as SATA#2 Configuration Primary IDE Master Primary IDE Slave Secondary IDE Master Secondary IDE Slave Third IDE Master 	[Compatible] [IDE] [Enhanced] : [Not Detected] : [Not Detected] : [Not Detected] : [Not Detected] : [Not Detected] : [Not Detected]	No Use Use
▶ Fourth IDE Master IDE Device Use	: [Not Detected] [Use]	 ← Select Screen ↑↓ Select Item +- Change Option F1 General Help F10 Save and Exit ESC Exit

SATA#1 Configuration

This item specifies whether SATA Channel 1 is initialized in Compatible or Enhanced mode of operation. The settings are Disabled, Compatible and Enhanced.

Configure SATA#1 as

When running in Compatible/Enhanced mode, the SATA Channel 1 can be configured as a legacy IDE channel, RAID (RAID0, RAID1 only), and AHCI mode.

SATA#2 Configuration

This item specifies whether the SATA Channel 2 is initialized in Enhanced mode of operation.

Primary IDE Master/Slave, Secondary IDE Master/Slave

Select one of the hard disk drives to configure it. Press < Enter > to access its sub menu.



Hot Plug

This option enables/disables the AHCI hotswap function (only visible when *Configure SATA#1 as* is set to AHCI).

IDE Device Use

Set this option to determine if IDE devices are used.



8.3.5 **Onboard Device Configuration**

Onboard Device Configuration Settings

You can use this screen to specify options for the Onboard Device Configuration settings. The screen is shown below.

Advanced	BIOS SETUP UTILITY	
Onboard Device Configurati	ion	Options
GbE Controller GbE LAN Boot GbE Wake Up From S5 HDA Controller SMBUS Controller > SuperIO Configuration	[Enabled] [Disabled] [Disabled] [Disabled] [Enabled]	Enabled Disabled
		 ← Select Screen ↑↓ Select Item +- Change Option F1 General Help F10 Save and Exit ESC Exit
v02.61 (C) Copyr i	ight 1985-2006, America	n Megatrends, Inc.

GbE Controller

Set this value to Enable/Disable the onboard GbE controller.

GbE LAN Boot

Set this value to Enable/Disable the PXE function of the onboard GbE controller.

GbE Wake Up From S5

Set this value to Enable/Disable the GbE wake up system from S5 power mode.

HDA Controller

Set this value to Enable/Disable the onboard HDA Controller.

SMBusController

Set this value to Enable/Disable the SMBus controller.



SuperIO Configuration Screen

SuperIO configuration screen is a sub-menu of Onboard Device Configuration. You can use this screen to select options for the Super IO settings. Use the up and down < Arrow > keys to select an item. Use the < + > and < - > keys to change the value of the selected option. The settings are described on the following pages. The screen is shown below. The visibility of this SuperIO configuration screen depends on the presence of an onboard SuperIO (Winbond W83627HF). If the Express-MV is used on a carrier w/o a SIO chip, the legacy-free mode will take effect.

Configure Win627 Super IO Ch	nipset	Allows BIOS to Enable
OnBoard Floppy Controller Floppy Drive Swap Serial Port1 Address Serial Port2 Address Serial Port2 Mode Parallel Port Address Parallel Port Mode Parallel Port IRQ Floppy A Floppy B • Hardware Health Configurat	Enabled] Disabled] GF8/IRQ4] C2F8/IRQ3] [Normal] G378] [Normal] LIRQ7] [1.44 MB 3½"] Disabled]	 → Or Disable Floppy Controller. ★ Select Screen ↑↓ Select Item +→ Change Option F1 General Help F10 Save and Exit ESC Exit

OnBoard Floppy Controller

This option enables/disables the Super IO's floppy controller.

Floppy Drive Swap

This option allows you to determine whether or not to enable Floppy Drive Swap function. Enabling it will swap floppy drive assignments so that Drive A becomes Drive B, and Drive B becomes Drive A.



Serial Port1 Address

Option	Description
Disabled	Set this value to prevent the serial port from accessing any system resources. When this option is set to Disabled, the serial port physically becomes unavailable.
3F8/IRQ4	Set this value to allow the serial port to use 3F8 as its I/O port address and IRQ 4 for the interrupt address.
3E8/IRQ4	Set this value to allow the serial port to use 3E8 as its I/O port address and IRQ 4 for the interrupt address.
2F8/IRQ3	Set this value to allow the serial port to use 2F8 as its I/O port address and IRQ 3 for the interrupt address.
2E8/IRQ3	Set this value to allow the serial port to use 2E8 as its I/O port address and IRQ 3 for the interrupt address.

This option specifies the base I/O port address and Interrupt Request address of serial port 1.

Serial Port2 Address

This option specifies the base I/O port address and Interrupt Request address of Serial Port2. The settings of Serial Port2 are the same as Serial Port1. However, the setting used by Serial Port1 will not be available for Serial Port2. For example, if Serial Port1 uses 3F8/IRQ4, the option, the 3F8/IRQ4 will not appear in the options of Serial Port2.

Serial Port2 Mode

This option allows the BIOS to select a mode for Serial Port2. The settings are Normal, IrDA, and ASK IR.

Parallel Port Address

This option lets to configure the SuperIO's parallel port address.

Parallel Port Mode

This option specifies the parallel port mode.

Option	Description
Normal	Set this value to allow the standard parallel port mode to be used.
EPP	The parallel port can be used with devices that adhere to the Enhanced Parallel Port (EPP) specification. EPP uses the existing parallel port signals to provide asymmetric bidirectional data transfer driven by the host device.
ECP	The parallel port can be used with devices that adhere to the Extended Capabilities Port (ECP) specification. ECP uses the DMA protocol to achieve data transfer rates up to 2.5 Megabits per second. ECP provides symmetric Bidirectional communication.
EPP+ECP	Allows the parallel port to support both the ECP and EPP modes simultaneously.



Parallel Port IRQ

This option specifies the IRQ used by the parallel port.

Option	Description
IRQ5	Set this value to allow the serial port to use Interrupt 5.
IRQ7	Set this value to allow the serial port to use Interrupt 7. The majority of parallel ports on computer
	systems use IRQ7 and I/O Port 378H as the standard setting.

Floppy Drive A/B:

Move the cursor to these fields via up and down < arrow > keys. Select the floppy type. The Optimal and Fail-Safe settings for floppy drive A: is *1.44 MB 3½*".

Option	Description
Disabled	Set this value to prevent the use of the selected floppy disk drive channel. This option should be set if no floppy disk drive is installed on the specified channel.
360 KB 5 ¼"	Set this value if the floppy disk drive attached to the corresponding channel is a 360 KB 5 ¹ / ₄ " floppy disk drive.
1.2 MB 5 ¼"	Set this value if the floppy disk drive attached to the corresponding channel is a 1.2 MB 5 ¹ / ₄ " floppy disk drive.
720 KB 3 ½"	Set this value if the floppy disk drive attached to the corresponding channel is a 720 KB 3 ¹ / ₂ " floppy disk drive.
1.44 MB 3 ½"	Set this value if the floppy disk drive attached to the corresponding channel is a 1.44 MB 3 ¹ / ₂ " floppy disk drive. This is the default setting for <i>Floppy Drive A</i> .
2.88 MB 3 ½"	Set this value if the floppy disk drive attached to the corresponding channel is a 2.88 MB $3\frac{1}{2}$ " floppy disk drive.

Hardware Health Configuration

The hardware health on SuperIO only supports FAN speed monitoring.

Advanced		
Hardware Health Eve	nt Monitoring	
Fan1 Speed Fan2 Speed Fan3 Speed	:0 RPM :0 RPM :5625 RPM	 ← Select Screen ↑↓ Select Item F1 General Help F10 Save and Exit ESC Exit



8.3.6 **USB Configuration**

USB Configuration Settings

You can use this screen to specify options for the USB configuration Settings. Use the up and down < Arrow > keys to select an item. Use the < + > and < - > keys to change the value of the selected option. The settings are described on the following pages. The screen is shown below.

USB Configuration	Options
Module Version - 2.24.0-11.4 USB Devices Enabled :	Disabled 2 USB Ports 4 USB Ports
1 Mouse, 1 Drive	6 USB Ports 8 USB Ports
USB Functions[8 USB Ports]USB 2.0 Controller[Enabled]Legacy USB Support[Enabled]USB 2.0 Controller Mode[FullSpeed]BIOS EHCI Hand-Off[Enabled]	
▶ USB Mass Storage Device Configuration	 ← Select Screen ↑↓ Select Item +- Change Option F1 General Help F10 Save and Exit ESC Exit

USB Function

Set this value to allow the system to Disable, Enable, and select a set number of onboard USB ports.

USB 2.0 Controller

This option depends on the setting of USB Function above. If USB Function is set to Disabled, this option will have no effect. Enabled will open USB 2.0 functionality to all USB ports.



Legacy USB Support

Legacy USB Support refers to USB mouse and keyboard support. Normally if this option is not enabled, any attached USB mouse or keyboard will not become available until a USB compatible operating system is fully booted with all USB drivers loaded. When this option is enabled, any attached USB mouse or keyboard can control the system even when there is no USB driver loaded on the system. Set this value to enable or disable the Legacy USB Support (see below).

Option	Description
Disabled	Set this value to prevent the use of any USB device in DOS or during system boot.
Enabled	Set this value to allow the use of USB devices during boot and while using DOS.
Auto	This option auto detects USB Keyboards or Mice and if found, allows them to be utilized during boot and while using DOS.

Port 64/60 Emulation

It uses USB to receive the IO port 64/60 trap to emulate the legacy keyboard controller.

USB 2.0 Controller Mode

The USB 2.0 Controller Mode configures the data rate of the USB port. The options are FullSpeed (12 Mbps) and HiSpeed (480 Mbps).

BIOS EHCI hand-off

This option provides a work around for OSes without ECHI hand-off support. The EHCI ownership change should be claimed by the EHCI driver.

USB Mass Storage Device Configuration

This is a submenu for configuring the USB Mass Storage Class Devices when BIOS finds they are in use on the USB ports. Emulation Type can be set according to the type of attached USB mass storage device(s). If set to Auto, USB devices less than 530MB will be emulated as Floppy and those greater than 530MB will remain as hard drive. The Forced FDD option can be used to force a hard disk type drive (such as a Zip drive) to boot as FDD.

BIOS SETUP UTILITY COMPANY AND A DESCRIPTION OF A DESCRIP				
USB Mass Storage Device Configuration	Number of seconds			
USB Mass Storage Reset Delay [20 Sec]	 POST waits for the USB mass storage device after start 			
Device #1 USB Flash Disk Emulation Type [Auto]	unit command.			



8.3.7 **PCIPnP Configuration**

PCIPnP Configuration Settings

You can display a Plug and Play BIOS Setup option by highlighting it using the < Arrow > keys to select an item. The Plug and Play BIOS Setup screen is shown below.

Advanced PCI/PnP Setting	Value in units of PCI	
WARNING: Setting wrong v may cause syste	clocks for PCI device latency timer register.	
PCI Latency Timer	[64]	
Palette Snooping	[Disabled]	
IRQ3	[Available]	
IRQ4	[Available]	
IRQ5	[Ava i lable]	
IRQ7	[Ava i lable]	
IRQ9	[Ava i lable]	← Select Screen
IRQ10	[Ava i lable]	↑↓ Select Item
IRQ11	[Ava i lable]	+- Change Option
IRQ14	[Ava i lable]	F1 General Help
IRQ15	[Available]	F10 Save and Exit
		ESC Exit

PCI Latency Timer

Set this value to allow the PCI Latency Timer to be adjusted. This option sets the latency of all PCI devices on the PCI bus.

Palette Snooping

Set this value to allow the system to modify the Palette Snooping settings.

Disabled - should not be changed unless the VGA card manufacturer requires Palette Snooping to be Enabled.

Enabled - This setting informs the PCI devices that an ISA based Graphics device is installed in the system. It does this so the ISA based Graphics card will function correctly. This does not necessarily indicate a physical ISA adapter card. The graphics chipset can be mounted on a PCI card. Always check with your adapter card's manuals first, before modifying the setting in the BIOS.



IRQ

Set this value to allow the IRQ settings to be modified.

Available - This setting allows the specified IRQ to be used by a PCI/PnP device.

Reserved - This setting allows the specified IRQ to be used by a legacy ISA device.

8.3.8 **Remote Access Configuration**

Remote Access (Console Redirection)

Remote Access (or Console Redirection) allows you to control a system from a remote location by re-directing keyboard input and text output through the serial port. This screen will not be visible if the module is used on a carrier board w/o a SuperIO chip, due to lack of serial port support.

Advanced	BIOS SETUP UTILITY	
Configure Remote Access type Remote Access Serial port number Base Address, IRQ Serial Port Mode Flow Control Redirection After BIOS POST Terminal Type UT-UIF8 Combo Key Support Sredir Memory Display Delay	EnabledJ [COM1] [3F8h, 4] [115200 8,n,1] [None] [Always] [ANSI] [Enabled]	 If you ever change COM port configuration, please reboot system and enter setup again. The new setting of Remote Access will take effect after reboot. ★ Select Screen 14 Select Item +- Change Option F1 General Help F10 Save and Exit ESC Exit
v02.61 (C) Copyrigh	t 1985-2006, American M	egatrends, Inc.



Remote Access

Select this option to Enable or Disable the BIOS remote access feature here.



Enabling Remote Access requires a dedicated serial port connection. Once both serial ports are configured to disabled, you should set this value to Disabled or it may cause an abnormal boot.

Serial Port Number

Select the serial port you want to use for the remote access interface. You can set the value for this option to either COM1 or COM2.



If you have changed the resource assignment of the serial ports in Advanced>Onboard Device Configuration>SuperIO Configuration, you must Save Changes and Exit, reboot the system, and enter the setup menu again in order to see those changes reflected in the available Remote Access options.

Serial Port Mode

Select the baud rate you want the serial port to use for console redirection. The options are 115200 8,n,1; 57600 8,n,1; 19200 8,n,1; and 09600 8,n,1.

Flow Control

Set this option to select Flow Control for console redirection. The settings for this value are None, Hardware, or Software.

Redirection After BIOS POST

This option allows you to set Redirection configuration after BIOS POST. The settings for this value are Disabled, Boot Loader, or Always.

Option	Description
Disabled	Set this value to turn off the redirection after POST
Boot Loader	Set this value to allow the redirection to be active during POST and Boot Loader.
Always	Set this value to allow the redirection to be always active.

Terminal Type

This option is used to select either VT100/VT-UTF8 or ANSI terminal type. The settings for this value are ANSI, VT100, or VT-UTF8.



VT-UTF8 Combo Key Support

This option enables VT-UTF8 Combination Key Support for ANSI/VT100 terminals. The settings for this value are Enabled or Disabled.

Sredir Memory Display Delay

This option gives the delay in seconds to display memory information. The options for this value are No Delay, Delay 1 Sec, Delay 2 Sec, or Delay 4 Sec.

8.3.9 Trusted Computing

Trusted Computing is an industry standard to make personal computers more secure through a dedicated hardware chip, called a Trusted Platform Module (TPM). This option allows you to enable or disable the TPM support.

Advanced	BIOS SETUP UTILITY	
Trusted Computing	Enable/Disable TPM	
TCG/TPM SUPPORT	[Yes]	- TCG (TPM 1.1/1.2) supp in BIOS
TPM Enable/Disable Status TPM Owner Status	[No State] [No State]	
		 Select Screen Select Item Change Option General Help Save and Exit ESC Exit
v02.61 (C) Copyright	1985-2006, American M	Megatrends, Inc.



8.4 **Power Management**

Select the Power tab from the setup screen to enter the power management BIOS Setup screen. You can select any of the items in the left frame of the screen, such as ACPI Configuration, to go to the sub menu for that item. The power management BIOS Setup screen is shown below.

Main	Advanced	Power	BIOS S Boot	ETUP UTILITY Security	Exit	<u>a de la competencia de la comp</u> etencia de la competencia de la co
Power	Management S	ettings				Section for Advanced ACPI Configuration.
	Configurati ware Health		ion			lori conriguration.
		gui u u				
						← Select Screen
						14 Select Item Enter Go to Sub Screen
						F1 General Help F10 Save and Exit
						ESC Exit
	v02.61 (C) Copyr igh	it 1985-1	2006, America	n Meg	atrends, Inc.

8.4.1 ACPI Configuration

Advanced ACPI Configuration

You can use this screen to select options for the ACPI Advanced Configuration Settings. Use the up and down < Arrow > keys to select an item. Use the < + > and < - > keys to change the value of the selected option. A description of the selected item appears on the right side of the screen. The settings are described on this page. The screen is shown below.



Power	BIOS SETUP UTILITY	
ACPI Settings		Select the ACPI
Suspend mode ACPI APIC support	[S1 (POS)] [Enabled]	 state used for System Suspend.
Restore on AC Power Loss	[Last State]	
		 ← Select Screen ↑↓ Select Item +- Change Option F1 General Help F10 Save and Exit ESC Exit

Suspend Mode

This setting selects either S1 (POS) or S3 (STR) system suspend mode.

Option	Description
S1 (POS)	Power On Suspend - Under this setting the CPU is not executing instructions, all power resources that supply system level reference of S0 are off, system memory context is maintained, devices that reference power resources that are on are on, and devices that can wake-up the system can cause the cpu to continue to execute from where it left off.
S3 (STR)	Suspend to RAM - Under this setting the system enters a low power state instead of being completely shut off. This allows the computer system to boot up in a few seconds.

ACPI APIC Support

This setting allows you to enable or disable ACPI APIC support. The ACPI APIC table pointer is included in the RSDT pointer list.

Restore on AC Power Loss

Determines what state the computer enters when AC power is restored after a power loss. The options for this value are Last State, Power On and Power Off.

Option	Description
Power Off	Set this value to always power off the system while AC power is restored.
Power On	Set this value to always power on the system while AC power is restored.
Last State	Set this value to power off/on the system depending on the last system power state while AC power is restored.



8.4.2 Hardware Health Configuration

Module Health Monitoring		Throttling ON:
System Temperature Reading CPU Temperature Reading		
CPU VCORE 3.3V 1.5V 5V 12V	:1.177 U :3.370 U :1.532 U :4.999 U :2.532 V	Throttling OFF: CPU temperature below Throttle temperature - Hysteresis
Throttle temperature Throttle Duty	[Disabled] [50%]	 ← Select Screen ↑↓ Select Item +- Change Option F1 General Help F10 Save and Exit ESC Exit

Throttle Temperature

This setting allow user select the CPU throttling temperature or disable the CPU throttling function.

Throttle Duty

This option selects the CPU throttle duty cycle.



8.5 Boot Setup

Select the Boot tab from the setup screen to enter the Boot BIOS Setup screen. You can select any of the items in the left frame of the screen, such as Boot Device Priority, to go to the sub menu for that item. You can display an Boot BIOS Setup option by highlighting it using the <<u>Arrow</u> > keys. The Boot Settings screen is shown below:

Main	Advanced	Power	BIOS S Boot	ETUP UTILITY Security	Exit	
Boot S	ettings					Configure Settings during System Boot.
1st Bo 2nd Bo 3rd Bo 4th Bo 5th Bo ▶ Hard ▶ Remo ▶ CD/D ▶ USB	Settings Co ot Device ot Device ot Device ot Device Disk Drives vable Drives Drives Drives ork Drives		[1st [CD/ [Har [USB	FLOPPY DRIV DVDJ d DriveJ :Kingston Da workJ		 ← Select Screen ↑↓ Select Item Enter Go to Sub Screen F1 General Help F10 Save and Exit ESC Exit
	v02.61 (C) Copyr igl	ht 1985-	2006, Americ	an Meç	jatrends, Inc.

Boot Settings Configuration

Use this screen to select options for the Boot Settings Configuration. Use the up and down <Arrow> keys to select an item. Use the <Plus> and <Minus> keys to change the value of the selected option. The settings are described on the following pages. The screen is shown below.



	BIOS SETUP UTILITY Boot	
Boot Settings Configura	Allows BIOS to skip —— certain tests while	
Quick Boot Quiet Boot Bootup Num-Lock	[Enabled] [Disabled] [On]	booting. This will decrease the time needed to boot the system.
		 ← Select Screen ↑↓ Select Item +- Change Option F1 General Help F10 Save and Exit ESC Exit
v02.61 (C) Cop	yright 1985-2006, America	an Megatrends, Inc.

Quick Boot

Disabled - Set this value to allow the BIOS to perform all POST tests. Enabled - Set this value to allow the BIOS to skip certain POST tests to boot faster.

Quiet Boot

Disabled - Set this value to allow the computer system to display the POST messages. Enabled - Set this value to allow the computer system to display the OEM logo.

Bootup Num-Lock

Set this value to allow the Number Lock setting to be modified during boot up. Off - This option does not enable the keyboard Number Lock automatically. To use the 10-keys on the keyboard, press the Number Lock key located on the upper left-hand corner of the 10-key pad. The Number Lock LED on the keyboard will light up when the Number Lock is engaged. On - Set this value to allow the Number Lock on the keyboard to be enabled automatically when the computer system is boot up. This allows the immediate use of 10-keys numeric keypad located on the right side of the keyboard. To confirm this, the Number Lock LED light on the keyboard will be lit.



Boot Device Priority

Set the boot device options to determine the sequence in which the computer checks which device to boot from.

Boot Device Groups

The Boot devices are listed in groups by device type. First press <Enter> to enter the sub-menu. Then you may use the arrow keys to select the desired device, then press <+>, <-> or <PageUp>, <PageDown> key to move it up/down in the priority list. For example, USB storage disks will be listed as "USB Drives" in the sub-menu as below. Only the first device in each device group will be available for selection in the Boot Device Priority option.

	BIOS SETUP UTILITY Boot	
USB Drives		Specifies the boot
1st Drive	[USB:USB Flash Disk]	 sequence from the available devices. ★ Select Screen ↑↓ Select Item ★- Change Option F1 General Help F10 Save and Exit ESC Exit
v02.61	(C)Copyright 1985-2006, American Me	gatrends, Inc.



8.6 Security Setup

Main Advanced		BIOS SETUP UTILITY Boot <mark>Security</mark>	Exit	
Security Settings				Install or Change the password.
Supervisor Password User Password Change Supervisor I Change User Password Clear User Password	Not Insta Password r d			μασοφυται
				 ← Select Screen ↑↓ Select Item Enter Change F1 General Help F10 Save and Exit ESC Exit
v02.61 (()) Copyr ight	1985-2006, America	an Meg	atrends, Inc.

8.6.1 Password Support

Two Levels of Password Protection

Provides both a Supervisor and a User password. If you use both passwords, the Supervisor password must be set first.

The system can be configured so that all users must enter a password every time the system boots or when Setup is executed, using either or either the Supervisor password or User password.

The Supervisor and User passwords activate two different levels of password security. If you select password support, you are prompted for a one to six character password. Type the password on the keyboard. The password does not appear on the screen when typed. Make sure you write it down. If you forget it, you must drain NVRAM and re-configure.



Remember the Password

Keep a record of the new password when the password is changed. If you forget the password, you must erase the system configuration information in NVRAM.

Select Security Setup from the Setup main BIOS setup menu. Security Setup options, such as password protection and virus protection, are described in this section. To access the sub menu for the following items, select the item and press < Enter >:o Change Supervisor Password

- Change User Password

- Clear User Password

Supervisor Password

Indicates whether a supervisor password has been set.

User Password

Indicates whether a user password has been set.

Change Supervisor Password

Select this option and press < Enter > to access the sub menu. You can use the sub menu to change the supervisor password.

Change User Password

Select this option and press < Enter > to access the sub menu. You can use the sub menu to change the user password.

Clear User Password

Select this option and press < Enter > to access the sub menu. You can use the sub menu to clear the user password.

8.6.2 Change Supervisor Password

Select Change Supervisor Password from the Security Setup menu and press < Enter >.

Enter New Password:

Type the password and press < Enter >. The screen does not display the characters entered. Retype the password as prompted and press < Enter >. If the password confirmation is incorrect, an error message appears. The password is stored in NVRAM after setup completes.



8.6.3 Change User Password

Select Change User Password from the Security Setup menu and press < Enter >.

Enter New Password:

Type the password and press < Enter >. The screen does not display the characters entered. Retype the password as prompted and press < Enter >. If the password confirmation is incorrect, an error message appears. The password is stored in NVRAM after setup completes.

8.6.4 Clear User Password

Select Clear User Password from the Security Setup menu and press < Enter >.

Clear New Password

[Ok] [Cancel]

Type the password and press < Enter >. The screen does not display the characters entered. Retype the password as prompted and press < Enter >. If the password confirmation is incorrect, an error message appears. The password is stored in NVRAM after setup completes.



8.7 Exit Menu

Select the *Exit* tab from the setup screen to enter the Exit BIOS Setup screen. You can display an Exit BIOS Setup option by highlighting it using the < Arrow > keys. The Exit BIOS Setup screen is shown below.

			BIOS S	ETUP UTILITY		
Main	Advanced	Power	Boot	Security	Exit	
Exit O	ptions					Exit system setup after saving the
	hanges and E d Changes an					changes.
	d Changes					F10 key can be used for this operation.
	ptimal Defau ailsafe Defa					
						← Select Screen
						↑↓ Select Item Enter Go to Sub Screen
						F1 General Help F10 Save and Exit
						ESC Exit
	v02.61 (C) Copyr igl	ht 1985-	2006, America	ın Meg	atrends, Inc.

Save Changes and Exit

When you have completed the system configuration changes, select this option to leave Setup and reboot the computer so the new system configuration parameters can take effect. Select Exit Saving Changes from the Exit menu and press < Enter >.

Save Configuration Changes and Exit Now?

[Ok] [Cancel]

appears in the window. Select Ok to save changes and exit.

Discard Changes and Exit

Select this option to quit Setup without making any permanent changes to the system configuration. Select Exit Discarding Changes from the Exit menu and press <Enter>.

Discard Changes and Exit Setup Now?

[Ok] [Cancel]

appears in the window. Select Ok to discard changes and exit.



Discard Changes

Select Discard Changes from the Exit menu and press < Enter >.

Select Ok to discard changes.

Load Optimal Defaults

Automatically sets all Setup options to a complete set of default settings when you Select this option. The Optimal settings are designed for maximum system performance, but may not work best for all computer applications. In particular, do not use the Optimal Setup options if your computer is experiencing system configuration problems.

Select Load Optimal Defaults from the Exit menu and press < Enter >.

Select *Ok* to load optimal defaults.

Load Failsafe Defaults

Automatically sets all Setup options to a complete set of default settings when you Select this option. The Failsafe settings are designed for maximum system stability, but not maximum performance. Select the Fail-Safe Setup options if your computer is experiencing system configuration problems.

Select Load Fail-Safe Defaults from the Exit menu and press < Enter >.

```
Load Fail-Safe Defaults?
```

[Ok] [Cancel]

appears in the window. Select Ok to load Fail-Safe defaults.



9 **BIOS Checkpoints, Beep Codes**

This section of this document lists checkpoints and beep codes generated by AMIBIOS. The checkpoints defined in this document are inherent to the AMIBIOS generic core, and do not include any chipset or board specific checkpoint definitions.

Checkpoints and Beep Codes Definition

A checkpoint is either a byte or word value output to I/O port 80h. The BIOS outputs checkpoints throughout bootblock and Power-On Self Test (POST) to indicate the task the system is currently executing. Checkpoints are very useful for debugging problems that occur during the preboot process.

Beep codes are used by the BIOS to indicate a serious or fatal error. They are used when an error occurs before the system video has been initialized, and generated by the system board speaker.

Viewing BIOS Checkpoints

Viewing all checkpoints generated by the BIOS requires a checkpoint card, also referred to as a "POST Card" or "POST Diagnostic Card". These are ISA or PCI add-in cards that show the value of I/O port 80h on a LED display.

Some computers display checkpoints in the bottom right corner of the screen during POST. This display method is limited, since it only displays checkpoints that occur after the video card has been activated.

Keep in mind that not all computers using AMIBIOS enable this feature. In most cases, a checkpoint card is the best tool for viewing AMIBIOS checkpoints.





9.1 Bootblock Initialization Code Checkpoints

The Bootblock initialization code sets up the chipset, memory and other components before system memory is available. The following table describes the type of checkpoints that may occur during the bootblock initialization portion of the BIOS:



Checkpoints may differ between different platforms based on system configuration. Checkpoints may change due to vendor requirements, system chipset or option ROMs from add-in PCI devices.

Checkpoint	Description
Before D0	If boot block debugger is enabled, CPU cache-as-RAM functionality is enabled at this point. Stack will be enabled from this point.
D0	Early Boot Strap Processor (BSP) initialization like microcode update, frequency and other CPU critical initialization. Early chipset initialization is done.
D1	Early super I/O initialization is done including RTC and keyboard controller. Serial port is enabled at this point if needed for debugging. NMI is disabled. Perform keyboard controller BAT test. Save power-on CPUID value in scratch CMOS. Go to flat mode with 4GB limit and GA20 enabled.
D2	Verify the boot block checksum. System will hang here if checksum is bad.
D3	Disable CACHE before memory detection. Execute full memory sizing module. If memory sizing module not executed, start memory refresh and do memory sizing in Boot block code. Do additional chipset initialization. Re-enable CACHE. Verify that flat mode is enabled.
D4	Test base 512KB memory. Adjust policies and cache first 8MB. Set stack.
D5	Bootblock code is copied from ROM to lower system memory and control is given to it. BIOS now executes out of RAM. Copies compressed boot block code to memory in right segments. Copies BIOS from ROM to RAM for faster access. Performs main BIOS checksum and updates recovery status accordingly.
D6	Both key sequence and OEM specific method is checked to determine if BIOS recovery is forced. If BIOS recovery is necessary, control flows to checkpoint E0. See Bootblock Recovery Code Checkpoints section of document for more information.
D7	Restore CPUID value back into register. The Bootblock-Runtime interface module is moved to system memory and control is given to it. Determine whether to execute serial flash.
D8	The Runtime module is uncompressed into memory. CPUID information is stored in memory.
D9	Store the Uncompressed pointer for future use in PMM. Copying Main BIOS into memory. Leaves all RAM below 1MB Read-Write including E000 and F000 shadow areas but closing SMRAM.
DA	Restore CPUID value back into register. Give control to BIOS POST (ExecutePOSTKernel). See POST Code Checkpoints section of document for more information.
DC	System is waking from ACPI S3 state
E1-E8, EC-EE	OEM memory detection/configuration error. This range is reserved for chipset vendors & system manufacturers. The error associated with this value may be different from one platform to the next.



9.2 Bootblock Recovery Code Checkpoints

The Bootblock recovery code gets control when the BIOS determines that a BIOS recovery needs to occur because the user has forced the update or the BIOS checksum is corrupt. The following table describes the type of checkpoints that may occur during the Bootblock recovery portion of the BIOS:



Checkpoints may differ between different platforms based on system configuration. Checkpoints may change due to vendor requirements, system chipset or option ROMs From add-in PCI devices.

Checkpoint	Description
EO	Initialize the floppy controller in the super I/O. Some interrupt vectors are initialized. DMA controller is initialized. 8259 interrupt controller is initialized. L1 cache is enabled.
E9	Set up floppy controller and data. Attempt to read from floppy.
EA	Enable ATAPI hardware. Attempt to read from ARMD and ATAPI CDROM.
EB	Disable ATAPI hardware. Jump back to checkpoint E9.
EF	Read error occurred on media. Jump back to checkpoint EB.
F0	Search for pre-defined recovery file name in root directory.
F1	Recovery file not found.
F2	Start reading FAT table and analyze FAT to find the clusters occupied by the recovery file.
F3	Start reading the recovery file cluster by cluster.
F5	Disable L1 cache.
FA	Check the validity of the recovery file configuration to the current configuration of the flash part.
FB	Make flash write enabled through chipset and OEM specific method. Detect proper flash part. Verify that the found flash part size equals the recovery file size.
F4	The recovery file size does not equal the found flash part size.
FC	Erase the flash part.
FD	Program the flash part.
FF	The flash has been updated successfully. Make flash write disabled. Disable ATAPI hardware. Restore CPUID value back into register. Give control to F000 ROM at F000:FFF0h.



9.3 **POST Code Checkpoints**

The POST code checkpoints are the largest set of checkpoints during the BIOS preboot process. The following table describes the type of checkpoints that may occur during the POST portion of the BIOS:



Checkpoints may differ between different platforms based on system configuration. Checkpoints may change due to vendor requirements, system chipset or option ROMs From add-in PCI devices.

Checkpoint	Description	
03	Disable NMI, Parity, video for EGA, and DMA controllers. Initialize BIOS, POST, Runtime data area. Also initialize BIOS modules on POST entry and GPNV area. Initialized CMOS as mentioned in the Kernel Variable "wCMOSFlags."	
04	Check CMOS diagnostic byte to determine if battery power is OK and CMOS checksum is OK. Verify CMOS checksum manually by reading storage area. If the CMOS checksum is bad, update CMOS with power-on default values and clear passwords. Initialize status register A. Initializes data variables that are based on CMOS setup questions. Initializes both the 8259 compatible PICs in the system	
05	Initializes the interrupt controlling hardware (generally PIC) and interrupt vector table.	
06	Do R/W test to CH-2 count reg. Initialize CH-0 as system timer.Install the POSTINT1Ch handler. Enable IRQ-0 in PIC for system timer interrupt. Traps INT1Ch vector to "POSTINT1ChHandlerBlock."	
07	Fixes CPU POST interface calling pointer.	
08	Initializes the CPU. The BAT test is being done on KBC. Program the keyboard controller command byte is being done after Auto detection of KB/MS using AMI KB-5.	
C0	Early CPU Init Start Disable Cache – Init Local APIC	
C1	Set up boot strap processor Information	
C2	Set up boot strap processor for POST	
C5	Enumerate and set up application processors	
C6	Re-enable cache for boot strap processor	
C7	Early CPU Init Exit	
0A	Initializes the 8042 compatible Key Board Controller.	
0B	Detects the presence of PS/2 mouse.	
0C	Detects the presence of Keyboard in KBC port.	
0E	Testing and initialization of different Input Devices. Also, update the Kernel Variables. Traps the INT09h vector, so that the POST INT09h handler gets control for IRQ1. Uncompress all available language, BIOS logo, and Silent logo modules.	
13	Early POST initialization of chipset registers.	
20	Relocate System Management Interrupt vector for all CPU in the system.	
24	Uncompress and initialize any platform specific BIOS modules. GPNV is initialized at this checkpoint.	
2A	Initializes different devices through DIM. See <i>DIM Code Checkpoints</i> section of document for more information.	
2C	Initializes different devices. Detects and initializes the video adapter installed in the system that have optional ROMs.	
2E	Initializes all the output devices.	



POST Code Checkpoints cont'd:

Checkpoint	Description		
31	Allocate memory for ADM module and uncompress it. Give control to ADM module for		
	initialization. Initialize language and font modules for ADM. Activate ADM module.		
33	Initializes the silent boot module. Set the window for displaying text information.		
37	Displaying sign-on message, CPU information, setup key message, and any OEM specific		
	information.		
38	Initializes different devices through DIM. See <i>DIM Code Checkpoints</i> section of document for more information. USB controllers are initialized at this point.		
39	Initializes DMAC-1 & DMAC-2.		
3A	Initialize RTC date/time.		
3B	Test for total memory installed in the system. Also, Check for DEL or ESC keys to limit memory test. Display total memory in the system.		
3C	Mid POST initialization of chipset registers.		
40	Detect different devices (Parallel ports, serial ports, and coprocessor in CPU, etc.) successfully installed in the system and update the BDA, EBDAetc.		
52	Updates CMOS memory size from memory found in memory test. Allocates memory for Extended BIOS Data Area from base memory. Programming the memory hole or any kind of implementation that needs an adjustment in system RAM size if needed.		
60	Initializes NUM-LOCK status and programs the KBD typematic rate.		
75	Initialize Int-13 and prepare for IPL detection.		
78	Initializes IPL devices controlled by BIOS and option ROMs.		
7C	Generate and write contents of ESCD in NVRam.		
84	Log errors encountered during POST.		
85	Display errors to the user and gets the user response for error.		
87	Execute BIOS setup if needed / requested. Check boot password if installed.		
8C	Late POST initialization of chipset registers.		
8D	Build ACPI tables (if ACPI is supported)		
8E	Program the peripheral parameters. Enable/Disable NMI as selected		
90	Initialization of system management interrupt by invoking all handlers. <i>Please note this checkpoint comes right after checkpoint 20h</i>		
A1	Clean-up work needed before booting to OS.		
A1 A2	Takes care of runtime image preparation for different BIOS modules. Fill the free area in F000h		
AZ	segment with 0FFh. Initializes the Microsoft IRQ Routing Table. Prepares the runtime language module. Disables the system configuration display if needed.		
A4	Initialize runtime language module. Display boot option popup menu.		
A7	Displays the system configuration screen if enabled. Initialize the CPU's before boot, which		
AI	includes the programming of the MTRR's.		
A9	Wait for user input at config display if needed.		
AA	Uninstall POST INT1Ch vector and INT09h vector.		
AB	Prepare BBS for Int 19 boot. Init MP tables.		
AC	End of POST initialization of chipset registers. De-initializes the ADM module.		
B1	Save system context for ACPI. Prepare CPU for OS boot including final MTRR values.		
00	Passes control to OS Loader (typically INT19h).		



9.4 **OEM POST Error Checkpoints**

Checkpoints from the range 61h to 70h are reserved for chipset vendors & system manufacturers. The error associated with this value may be different from one platform to the next.

9.5 **DIM Code Checkpoints**

The Device Initialization Manager (DIM) gets control at various times during BIOS POST to initialize different system busses. The following table describes the main checkpoints where the DIM module is accessed:



Checkpoints may differ between different platforms based on system configuration. Checkpoints may change due to vendor requirements, system chipset or option ROMs from add-in PCI devices.

Checkpoint	Description
2A	Initialize different buses and perform the following functions: Reset, Detect, and Disable (function 0); Static Device Initialization (function 1); Boot Output Device Initialization (function 2). Function 0 disables all device nodes, PCI devices, and PnP ISA cards. It also assigns PCI bus numbers. Function 1 initializes all static devices that include manual configured onboard peripherals, memory and I/O decode windows in PCI- PCI bridges, and noncompliant PCI devices. Static resources are also reserved. Function 2 searches for and initializes any PnP, PCI, or AGP video devices.
38	Initialize different buses and perform the following functions: Boot Input Device Initialization (function 3); IPL Device Initialization (function 4); General Device Initialization (function 5). Function 3 searches for and configures PCI input devices and detects if system has standard keyboard controller. Function 4 searches for and configures all PnP and PCI boot devices. Function 5 configures all onboard peripherals that are set to an automatic configuration and configures all remaining PnP and PCI devices.

While control is in the different functions, additional checkpoints are output to port 80h as a word value to identify the routines under execution. The low byte value indicates the main POST Code Checkpoint. The high byte is divided into two nibbles and contains two fields. The details of the high byte of these checkpoints are as follows:



HIGH BYTE XY

The upper nibble 'X' indicates the function number that is being executed. 'X' can be from 0 to 7.

- 0 = func#0, disable all devices on the BUS concerned.
- 1 = func#1, static devices initialization on the BUS concerned.
- 2 = func#2, output device initialization on the BUS concerned.
- 3 = func#3, input device initialization on the BUS concerned.
- 4 = func#4, IPL device initialization on the BUS concerned.
- 5 = func#5, general device initialization on the BUS concerned.
- 6 = func#6, error reporting for the BUS concerned.
- 7 = func#7, add-on ROM initialization for all BUSes.
- 8 = func#8, BBS ROM initialization for all BUSes.

The lower nibble 'Y' indicates the BUS on which the different routines are being executed. 'Y' can be from 0 to 5.

- 0 = Generic DIM (Device Initialization Manager).
- 1 = Onboard System devices.
- 2 = ISA devices.
- 3 = EISA devices.
- 4 = ISA PnP devices.
- 5 = PCI devices.

9.6 ACPI Runtime Checkpoints

ACPI checkpoints are displayed when an ACPI capable operating system either enters or leaves a sleep state. The following table describes the type of checkpoints that may occur during ACPI sleep or wake events:



Checkpoints may differ between different platforms based on system configuration. Checkpoints may change due to vendor requirements, system chipset or option ROMs from add-in PCI devices.



9.7 Boot Block Beep Codes

No. of Beeps	Description
1	Insert diskette in floppy drive A:
2	'AMIBOOT.ROM' file not found in root directory of diskette in A:
3	Base Memory error
4	Flash Programming successful
5	Floppy read error
6	Keyboard controller BAT command failed
7	No Flash EPROM detected
8	Floppy controller failure
9	Boot Block BIOS checksum error
10	Flash Erase error
11	Flash Program error
12	'AMIBOOT.ROM' file size error
13	BIOS ROM image mismatch (file layout does not match image present in flash device)

9.8 **POST BIOS Beep Codes**

No. of Beeps	Description
1	Memory refresh timer error.
2	Parity error in base memory (first 64KB block)
3	Base memory read/write test error
4	Motherboard timer not operational
5	Processor error
6	8042 Gate A20 test error (cannot switch to protected mode)
7	General exception error (processor exception interrupt error)
8	Display memory error (system video adapter)
9	AMIBIOS ROM checksum error
10	CMOS shutdown register read/write error
11	Cache memory test failed




9.9 **Troubleshooting POST BIOS Beep Codes**

No. of Beeps	Description	
1, 2 or 3	Reseat the memory, or replace with known good modules.	
4-7, 9-11	 Fatal error indicating a serious problem with the system. Consult your system manufacturer. Before declaring the motherboard beyond all hope, eliminate the possibility of interference by a malfunctioning add-in card. Remove all expansion cards except the video adapter. If beep codes are generated when all other expansion cards are absent, consult your system manufacturer's technical support. If beep codes are not generated when all other expansion cards are absent, one of the add-in cards is causing the malfunction. Insert the cards back into the system one at a time until the problem happens again. This will reveal the malfunctioning card. 	
8	If the system video adapter is an add-in card, replace or reseat the video adapter. If the video adapter is an integrated part of the system board, the board may be faulty.	



Appendix A: SDVO/DisplayPort/HDMI Switch

Switches SW1 and SW2 are used to set the Concurrent DisplayPort Configuration Strap Controls of the Express-MV. These settings control SDVO, PCI Express Graphics, DisplayPort (DP), and HDMI output.



DP Port-B, HDMI Port-B, PCI Express Graphics (default)*

	Pin1	Pin2
SW1	OFF	ON
SW2	ON	OFF

DP Port-C, HDMI Port-C, PCI Express Graphics*

	Pin1	Pin2
SW1	OFF	ON
SW2	ON	ON

DP Port-D, HDMI Port-D, PCI Express Graphics*

	Pin1	Pin2
SW1	ON	ON
SW2	ON	OFF

*Set JP6 on the Express-BASE Carrier Board to PEG Enabled (short pins 2 & 3).

SDV0 **

	Pin1	Pin2
SW1	ON	ON
SW2	OFF	OFF

**Set JP6 on the Express-BASE Carrier Board to *PEG Disabled* (short pins 1 & 2). Set Boot Display Device in BIOS to *CRT* + *SDVO* or *SDVO*.



Important Safety Instructions

For user safety, please read and follow all instructions, warnings, cautions, and notes marked in this manual and on the associated equipment before handling/operating the equipment.

- Read these safety instructions carefully.
- ► Keep this user's manual for future reference.
- Read the specifications section of this manual for detailed information on the operating environment of this equipment.
- ▶ When installing/mounting or uninstalling/removing equipment:
 - Turn off power and unplug any power cords/cables.
- ► To avoid electrical shock and/or damage to equipment:
 - Keep equipment away from water or liquid sources;
 - Keep equipment away from high heat or high humidity;
 - Keep equipment properly ventilated (do not block or cover ventilation openings);
 - Make sure to use recommended voltage and power source settings;
 - Always install and operate equipment near an easily accessible electrical socket-outlet;
 - Secure the power cord (do not place any object on/over the power cord);
 - Only install/attach and operate equipment on stable surfaces and/or recommended mountings; and,
 - If the equipment will not be used for long periods of time, turn off and unplug the equipment from its power source.
- Never attempt to fix the equipment. Equipment should only be serviced by qualified personnel.
- A Lithium-type battery may be provided for uninterrupted, backup or emergency power.



Risk of explosion if battery is replaced by an incorrect type. Dispose of used batteries according to the instructions.



- Equipment must be serviced by authorized technicians when:
 - The power cord or plug is damaged;
 - Liquid has penetrated the equipment;
 - It has been exposed to high humidity/moisture;
 - It is not functioning or does not function according to the user's manual;
 - It has been dropped and/or damaged; and/or,
 - It has an obvious sign of breakage.



Getting Service

Contact us should you require any service or assistance.

ADLINK Technology, Inc.

Address: 9F, No.166 Jian Yi Road, Chungho City, Taipei County 235, Taiwan 台北縣中和市建一路 166 號 9 樓 Tel: +886-2-8226-5877 Fax: +886-2-8226-5717 Email: service@adlinktech.com

Ampro ADLINK Technology, Inc.

Address: 5215 Hellyer Avenue, #110, San Jose, CA 95138, USA Tel: +1-408-360-0200 Toll Free: +1-800-966-5200 (USA only) Fax: +1-408-360-0222 Email: info@adlinktech.com

ADLINK Technology Beijing

Address: 北京市海淀区上地东路 1 号盈创动力大厦 E 座 801 室(100085) Rm. 801, Power Creative E, No. 1, B/D Shang Di East Rd., Beijing, 100085 China Tel: +86-10-5885-8666

- Fax: +86-10-5885-8625
- Email: market@adlinktech.com

ADLINK Technology Shanghai

- Address: 上海市漕河泾高科技开发区钦江路 333 号 39 幢 4 层 (200233) 4F, Bldg 39, Caoheting Science & Technology Park, No.333 Qinjiang Rd., Shanghai, 200233 China
- Tel: +86-21-6495-5210
- Fax: +86-21-5450-0414
- Email: market@adlinktech.com

ADLINK Technology Shenzhen

Address: 深圳市南山区科技园南区高新南七道 数字技术园 A1 栋 2 楼 C 区 (518057) 2F, C Block, Bldg. A1, Cyber-Tech Zone, Gao Xin Ave. Sec. 7, High-Tech Industrial Park S., Shenzhen, 518054 China Tel: +86-755-2643-4858

- Fax: +86-755-2664-6353
- Email: market@adlinktech.com



ADLINK Technology, Inc. (German Liaison Office)

Address: Nord Carree 3, 40477 Duesseldorf, Germany

- Tel: +49-211-495-5552
- Fax: +49-211-495-5557
- Email: emea@adlinktech.com

ADLINK Technology, Inc. (French Liaison Office)

Address: 15 rue Emile Baudot, 91300 Massy CEDEX, France

- Tel: +33 (0) 1 60 12 35 66
- Fax: +33 (0) 1 60 12 35 66
- Email: france@adlinktech.com

ADLINK Technology Japan Corporation

- Address: 151-0072 東京都渋谷区幡ヶ谷 1-1-2 朝日生命幡ヶ谷ビル 8F Asahiseimei Hatagaya Bldg. 8F 1-1-2 Hatagaya, Shibuya-ku, Tokyo 151-0072, Japan Tel: +81-3-4455-3722
- Fax: +81-3-5333-6040
- Email: japan@adlinktech.com

ADLINK Technology, Inc. (Korean Liaison Office)

Address: 서울시 서초구 서초동 1506-25 한도 B/D 2 층 2F, Hando B/D, 1506-25, Seocho-Dong, Seocho-Gu, Seoul 137-070, Korea Tel: +82-2-2057-0565

- Fax: +82-2-2057-0563
- Fax. +02-2-2057-0503
- Email: korea@adlinktech.com

ADLINK Technology Singapore Pte. Ltd.

Address: 84 Genting Lane #07-02A, Cityneon Design Centre, Singapore 349584

- Tel: +65-6844-2261
- Fax: +65-6844-2263
- Email: singapore@adlinktech.com

ADLINK Technology Singapore Pte. Ltd. (Indian Liaison Office)

Address: No. 1357, "Anupama", Sri Aurobindo Marg, 9th Cross,

JP Nagar Phase I, Bangalore - 560078, India

- Tel: +91-80-65605817
- Fax: +91-80-22443548
- Email: india@adlinktech.com

