

US005089928A

United States Patent [19]

Durivage, III et al.

[11] Patent Number:

5,089,928

[45] Date of Patent:

Feb. 18, 1992

[54]	PROCESSOR CONTROLLED CIRCUIT BREAKER TRIP SYSTEM HAVING RELIABLE STATUS DISPLAY		
[75]	Inventors:	Leon W. Durivage, III, Marion; William J. Bacher, Cedar Rapids, both of Iowa	
[73]	Assignee:	Square D Company, Palatine, Ill.	
[21]	Appl. No.:	403,244	
[22]	Filed:	Aug. 31, 1989	
[51]	Int. Cl.5	Н02Н 3/04	
[52]	U.S. Cl		
• •		340/664; 364/483	
[58]	Field of Sea	arch 361/93-97;	
		340/662, 664; 307/66; 364/483	
[56]		References Cited	
	U.S. 1	PATENT DOCUMENTS	

4,121,269	10/1978	Hobson 361/44
4,208,693	6/1980	Dickens et al 361/94
4,331,997	5/1982	Engel et al 361/93
4,331,998	5/1982	Matsko et al 361/93
4,331,999	5/1982	Engel et al 361/94
4,335,413	6/1982	Engel et al 361/93
4.335,437	3/1983	Matsko et al 364/483
4.337,837	3/1983	Matsko et al 361/105
4,338,647	6/1982	Wilson et al 361/96
4,351,012	9/1982	Elms et al 361/96
4,351,013	9/1982	Matsko et al 361/96
4,377,836	3/1983	Elms et al 361/96
4,419,619	12/1983	Jindrick et al 323/257
4,428,022	1/1984	Engel et al 351/96
4,429,340	1/1984	Howell 361/96
4,476,511	10/1984	Saletta et al 361/96
4,535,409	8/1989	Jindrick et al 364/481
4,550,360	10/1985	Dougherty 361/93
4,631,625	12/1986	Alexander et al 361/94
4,680,706	7/1987	Bray 364/492
4,682,264	7/1987	Demeyer
4,689,712	7/1987	Demeyer
7,007,712	., 1701	v

4,706,155	11/1987	Durivage et al 361/64
4,709,339	11/1987	Fernandes 364/492
		Demeyer 361/96
4,747,061	5/1988	Lagree et al 364/483
		Matsko et al 361/94
4,783,748	11/1988	Swarztrauber 364/483
4,794,369	12/1988	Haferd 344/166
4,803,635	2/1989	Andow 364/483
4,996,646	2/1991	Farrington

OTHER PUBLICATIONS


General Electric Publication GEH-4291. Schematic of Circuit Board Including a Ground Fault Test Transducer Sold by Square D.


Primary Examiner—Todd E. DeBoer Attorney, Agent, or Firm—Larry I. Golden; Jose W. Jimenez


[57] ABSTRACT

A fault-powered, processor-based circuit breaker tripping system employs a reliable low power trip indicator circuit that is normally powered from the tripping system. A liquid crystal display is used to indicate the status of the system, and a battery is used as a secondary power source after a trip terminates the power to the system. The battery is enabled by a manual switch or by a latch which responds to one of a plurality of trip signals from the processor. The latch also provides signals to a driver circuit to drive the LCD. Once enabled, the battery provides power to the latch and the LCD so that the cause of the trip may be displayed during a power fault. The manual switch can be used to select status signals to be displayed on the LCD, and to indicate the condition of the battery. The LCD includes a segment for indicating that the system is energized and power is being drawn from the current path but that amount of power is below all fault levels and insufficient to operate the system.


13 Claims, 10 Drawing Sheets







F1G. 2









FIG. 3b






F1G. 5





F 1G. 6a




F1G. 6b

U.S. Patent







PROCESSOR CONTROLLED CIRCUIT BREAKER TRIP SYSTEM HAVING RELIABLE STATUS DISPLAY

TECHNICAL FIELD

The present invention relates generally to circuit breakers, and, more particularly, to processor controlled trip arrangements for circuit breakers.

BACKGROUND ART

Trip systems are designed to respond to power faults detected in circuit breakers. Most simple trip systems employ an electromagnet to trip the circuit in response to short circuit or overload faults. The electromagnet provides a magnetic field in response to the current flowing through the breaker. When the current level increases beyond a predetermined threshold, the magnetic field "trips" a mechanism which causes a set of circuit breaker contacts to release, thereby "breaking" the circuit path.

Many simple trip systems also employ a slower responding bi-metallic strip, which is useful for detecting a more subtle overload fault. This is because the extent of the strip's deflection represents an accurate thermal history of the circuit breaker and, therefore, even slight current overloads. Generally, heat generated by the current overload will cause the bi-metallic strip to deflect into the tripping mechanism to break the circuit 30 path.

The tripping systems discussed above are generally adequate for many simple circuit breaker applications, but there has been an increasing demand for a more intelligent and flexible tripping system. For example, 35 many industries today include 3-phase power equipment that must be adjusted and monitored on a regular basis. Processor-based tripping systems have been developed to meet these needs.

Processor-based tripping systems typically indicate 40 the status of the tripping system in an expensive and power inefficient manner. One known system, for example, employs a pop-up plunger to indicate certain types of trip causes. The pop-up plunger includes a solenoid mechanism that is not only expensive, but also requires 45 an excessive amount of power.

Other systems use light emitting diodes (LEDs) to indicate the status of the tripping system. LEDs are less expensive than the pop-up plunger devices but, due to their power consumption, require a relatively expensive 50 external power source.

Accordingly, in addition to providing flexibility to power distribution systems, processor-based tripping systems must also efficiently and reliably display their status in a cost effective manner.

SUMMARY OF INVENTION

In view of the above, a preferred embodiment of the present invention includes a fault-powered, processorbased circuit breaker tripping system having a low 60 power trip indicator circuit that is normally powered from the tripping system. An LCD is used to indicate the status of the system, and a battery is used as a secondary power source after a trip terminates the power to the system. The battery is activated by a latch which 65 responds to one of a plurality of trip signals from the processor. The latch also provides signals to a driver circuit to drive the LCD. Once activated, the battery

provides power to the LCD driver circuit so that the cause of the trip may be displayed after a power fault.

Another aspect of the present invention involves an indication to the user that the fault-powered system is sensing a low amount of power from the current path. A segment is employed on the LCD, in response to a steady state signal representing the power in the current path, to indicate that a low level of power, below all fault levels and insufficient to power the tripping systom, is in the current path.

BRIEF DESCRIPTION OF THE DRAWINGS

Other objects and advantages of the invention will become apparent upon reading the following detailed description and upon reference to the accompanying drawings, in which:

FIG. 1 is a block diagram of a microprocessor based circuit breaker tripping system, according to the present invention:

FIG. 2 is a perspective view of the circuit breaker tripping system as set forth in the block diagram of FIG. 1:

FIG. 3a is a diagram illustrating a local display 150 of FIG. 1;

FIG. 3b is a flow chart illustrating a manner in which a display processor 316 of FIG. 3a may be programmed to control an LCD display 322 of FIG. 3a;

FIG. 4 is a schematic diagram illustrating an analog input circuit 108, a ground fault sensor circuit 110, a gain circuit 134 and a power supply 122 of FIG. 1;

FIG. 5 is a timing diagram illustrating the preferred manner in which signals received from the gain circuit 134 are sampled by the microcomputer 120 of FIG. 1;

FIG. 6a is a side view of a rating plug 531 of FIG. 4; FIG. 6b is a top view of the rating plug 531 of FIG.

FIG. 7 is a schematic diagram illustrating a thermal memory 138 of FIG. 1;

FIG. 8 is a schematic diagram illustrating the reset circuit 124 of FIG. 1; and

FIG. 9 is an illustration of a user select circuit 132 of FIG. 1.

While the invention is susceptible to various modifications and alternative forms, a specific embodiment thereof has been shown by way of example in the drawings and will herein be described in detail. It should be understood, however, that it is not intended to limit the invention to the particular form disclosed, but on the contrary, the intention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the appended claims.

BEST MODES FOR CARRYING OUT THE INVENTION

System Overview

The present invention has direct application for monitoring and interrupting a current path in an electrical distribution system according to specifications that may be programmed by the user. While any type of current path would benefit from the present invention, it is particularly useful for monitoring and interrupting a three phase current path.

Turning now to the drawings, FIG. 1 shows a block diagram of an integral microprocessor controlled tripping system 100 for use with a three-phase current path on lines 106 having source inputs 102 and load outputs

104. The tripping system 100 uses an analog input circuit 108 and a ground fault sensor 110 to detect three-phase current on the current path 106. When the tripping system detects an overload, short circuit or ground fault condition, or otherwise determines that the current path should be interrupted, it engages a solenoid 112 which trips a set of contactors 114 to break the current path carrying phases A, B and C. Consequently, any ground-fault circuit through the earth ground path or through an optional neutral line (N) is also broken.

The tripping system 100 of FIG. 1 utilizes a number of circuits to determine when the current path should be interrupted. This determination is centralized at a microcomputer 120, preferably an MC68HC11A1, which is described in MC68HC11 HCMOS Single Chip Microcomputer Programmer's Reference Manual, 1985 and MC68HC11A8 Advance Information HCMOS Single Chip Microcomputer, 1985, all being available from Motorola, Inc., Schaumburg, Ill. Peripheral circuits that support the microcomputer 120 include a reset circuit 20 124 that verifies the sanity of the tripping system 100, a voltage reference circuit 126 that provides a stable and reliable reference for analog to digital (A/D) circuitry located within the microcomputer 120, ROM 128 that stores the operating instructions for the microcomputer 25 120, and a conventional address and data decoding circuit 130 for interfacing the microcomputer 120 with various circuits including the ROM 128 and a user select circuit 132. The address and data decoding circuit 130, for example, includes an address decoder part No. 30 74HC138, and an eight-bit latch, part No. 74HC373, to latch the lower eight address bits which are alternately multiplexed with eight data bits in conventional fashion. The ROM, for example, is part No. 27C64. The user select circuit 132 allows the user to designate tripping 35 characteristics for the tripping system 100, such as overload and phase imbalance fault conditions.

The tripping system 100 is operatively coupled with a conventional electrical distribution system (not shown) through input and output restraint circuits 105 and 107. 40 Signals received from the input restraint circuit 105 indicate that a downstream circuit breaker is in an overload (or over current) condition. The output restraint circuit 107 is used to send signals to upstream circuit breakers to indicate the status of its own and all down- 45 stream circuit breaker conditions. In general, the tripping system 100 will delay tripping of the contactors 114 when a downstream breaker is in an overload (or over current) condition, assuming that the downstream circuit breaker opens and clears the condition. Other- 50 wise, the tripping system 100 should not delay tripping of the contactors 114. For further detail regarding restraint-in/restraint-out electrical distribution systems, reference may be made to U.S. Pat. No. 4,706,155 to Durivage et al.

Other circuits are used along with the above circuits to provide reliability and integrity to the tripping system 100. For instance, the microcomputer 120 utilizes the analog input circuit 108 along with a gain circuit 134 to measure precisely the RMS (Root Mean Squared) 60 current on each phase of the lines 106. The accuracy of this measurement is maintained even in the presence of non-linear loads.

The analog input circuit 108 develops phase signals A', B' and C' that are representative of the current on 65 lines 106. The gain circuit 134 amplifies each phase signal A', B' and C' through respective dual gain sections, from which the microcomputer 120 measures

4

each amplified signal using its A/D circuitry. By providing two gain stages for each signal A', B' and C', the microcomputer 120 can immediately perform a high gain or low gain measurement for each current phase depending on the resolution needed at any given time.

The analog input circuit 108 is also utilized to provide a reliable power source to the tripping system 100. Using current developed from the lines 106, the analog input circuit 108 operates with a power supply 122 to provide three power signals (VT, +9 v and +5 v) to the tripping system 100. The power signal VT is monitored by the microcomputer 120 through decoding circuit 130 to enhance system dependability.

System dependability is further enhanced through the
15 use of a thermal memory 138 which the microcomputer
120 interacts with to simulate a bi-metal deflection
mechanism. The thermal memory 138 provides an accurate secondary estimate of the heat in the tripping system 100 in the event power to the microcomputer 120 is
20 interrupted.

The ground fault sensor 110 is used to detect the presence of ground faults on one or more of the lines 106, and to report the faults to the microcomputer 120. Using user selected trip characteristics, the microcomputer 120 determines whether or not the ground fault is present for a sufficient time period at a sufficient level to trip the contactors 114. The microcomputer 120 accumulates the ground fault delay time in its internal RAM. A RAM retention circuit 140 is used to preserve the ground fault history for a certain period of time during power interruptions.

The RAM retention circuit 140 exploits the built-in capability of the microcomputer 120 to hold the contents of its internal RAM provided that an external supply voltage is applied to its MOPDB/Vstby input 141. This external supply voltage is stored on a 150 microfarad electrolytic capacitor 143 that is charged from the +9 volt supply through a 6.2 K ohm resistor 145. The capacitor 143 is charged from the +9 volt supply, and clamped by diodes to the +5 volt supply, so that the capacitor will be rapidly charged during power-up.

The ground fault delay time stored in internal RAM becomes insignificant after a power interruption that lasts longer than about 3.6 seconds. To test whether such an interruption has occurred, the RAM retention circuit 140 includes an analog timer 149 having a resistor 161 and a capacitor 153 establishing a certain time constant, and a Schmitt trigger inverter 155 sensing whether the supply of power to the microcomputer 120 has been interrupted for a time sufficient for the capacitor 153 to discharge. Shortly after the microcomputer reads the Schmitt trigger 155 during power-up, the capacitor 153 becomes recharged through a diode 157 55 and a pull-up resistor 159. Preferred component values, for example, are 365 K ohms for resistor 161, 10 microfarads for capacitor 153, part No. 74HC14 for Schmitt trigger 155, 1N4148 for diode 157, and 47 K ohms for resistor 159.

Another important aspect of the tripping system 100 is its ability to transfer information between itself and the user. This information includes the real-time current and phase measurements on the lines 106, the system configuration of the tripping system 100 and information relating to the history of trip causes (reasons why the microcomputer 120 tripped the contactors 114). As discussed above, the real-time line measurements are precisely determined using the analog input circuitry

108 and the gain circuit 134. The system configuration of the tripping system 100 and other related information is readily available from ROM 128 and the user select circuit 132. The information relating to the history of trip causes is available from a nonvolatile trip memory 5 144. Information of this type is displayed for the user either locally at a local display 150 or remotely at a conventional display terminal 162 via remote interface 160. To communicate with the display terminal 162, the tripping system utilizes an asynchronous communica- 10 tion interface, internal to the microcomputer 120. Using the MC68HC11, the serial communications interface (SCI) may be utilized.

FIG. 2 is a perspective view of the tripping system 100 as utilized in a circuit breaker housing or frame 210. 15 The lines 106 carrying phase currents A, B and C are shown passing through line embedded current transformers 510, 512 and 514 (in dashed lines) which are part of the analog input circuit 108. Once the solenoid 112 (also in dashed lines) breaks the current path in lines 20 106, the user reconnects the current path using a circuit breaker handle 220.

Except for the circuit breaker handle 220, the interface between the tripping system 100 and the user is included at a switch panel 222, an LCD display panel 25 invert a signal provided from the battery and to inter-300 and a communication port 224. The switch panel 222 provides access holes 230 to permit the user to adjust binary coded decimal (BCD) dials (FIG. 8) in the user select circuit 132. The communication port 224 may be used to transfer information to the display termi- 30 nal 162 via an optic link (not shown).

In the following sections, the tripping system 100 is further described in detail.

A. Local Display

FIG. 3a is a schematic diagram of the local display 150 of FIG. 1. The local display 150 is physically separated from the remaining portion of the tripping system 100, but coupled thereto using a conventional connector assembly 310. The connector assembly 310 carries a 40 plurality of communication lines 312 from the microcomputer 120 to the local display 150. These lines 312 include tripping system ground, the +5 V signal from the power supply 122, serial communication lines 314 for a display processor 316, and data lines 318 for a 45 330 drives the bar segment 324 whenever the tripping latch 320. The data lines 318 include four trip indication lines (overload, short circuit, ground fault and phase unbalance) which are clocked into the latch 320 by yet another one of the lines 318.

An LCD display 322 displays status information pro- 50 vided by the latch 320 and the display processor 316. Different segments of the LCD display 322 may be implemented using a variety of devices including a combination static drive/multiplex custom or semi-custom LCD available from Hamlin, Inc., Lake Mills, Wis. 55 For additional information on custom or semi-custom displays, reference may be made to a brochure available from Hamlin, Inc. and entitled Liquid Crystal Display.

The latch 320 controls the segments 370-373 to respectively indicate the trip conditions listed above. 60 Each of these segments 370-373 is controlled by the latch 320 using an LCD driver circuit 326 and an oscillator circuit 328. The corresponding segment 370-373 illuminates when the associated output signal from the latch 320 is at a logic high level.

The display processor 316 controls four seven-segment digits 317 as an ammeter to display the current in the lines 106. The display processor 316, for example, is an NEC part No. UPD7502 LCD Controller/Driver which includes a four-bit CMOS microprocessor and a 2k ROM. This NEC part is described in NEC UPD7501/02/03 CMOS 4-Bit Single Chip Microprocessor User's Manual, available from NEC, Mountain View, Calif. Other segments 375 of the LCD display 322 may be controlled by the display processor 316 or by other means to display various types of status messages.

For example, a push button switch 311 may be utilized to test a battery 338. To perform this test, the battery 338 is connected through a diode 313 to one of the segments 375 so that when the switch 311 is pressed, the condition of the battery is indicated. The push-button switch 311 preferably resets the latch 320 when the switch is depressed. For this purpose the switch 311 activates a transistor 315. The latch, for example, is a 40174 integrated circuit.

Additionally, the switch 311 may be used to select the phase current to be displayed on the LCD display 322 to control segments 375 such that they identify the phase current (A, B, C or N) on lines 106 being displayed on the four seven-segment digits 317. For this purpose the switch 311 activates a transistor 327 to rupt the display processor 316. Each time the display processor 316 is interrupted, the phase current that is displayed changes, for example, from phase A to B to C to ground fault to A, etc.

An optional bar segment 324 is included in the LCD display 322 to indicate a percentage of the maximum allowable continuous current in the current path. The bar segment 324 is controlled by the +5 V signal via a separate LCD driver 330. The LCD driver 330 operates 35 in conjunction with the oscillator circuit 328 in the same manner as the LCD driver 326. However, the LCD driver 330 and the oscillator circuit 328 will function at a relatively low operating voltage, approximately two to three volts. An MC14070 integrated circuit, available from Motorola, Inc., may used to implement the LCD drivers 330 and 326. Thus, when the tripping system fails to provide the display processor 316 with sufficient operating power (or current), the LCD driver 330 is still able to drive the bar segment 324. The LCD driver system detects that less than about 20% of the rated trip current is being carried on lines 106 to the load.

As an alternative embodiment, the bar segment 324 may be disabled by disconnecting the LCD driver 330. Additional bar segments 332-335 are driven by the display processor 316 to respectively indicate when at

least 20-40%, 40-60%, 60-80% and 80-100% of the rated trip current is being carried on lines 106 to the

The oscillator 328 also uses part No. MC14070 in a standard CMOS oscillator circuit including resistors 329, 336 and a capacitor 331 that have values, for example, of 1 megohm, 1 megohm, and 0.001 microfarads, respectively.

Even when a power fault causes the system to trip and interrupt the current on lines 106, the local display is still able to operate on a limited basis. This sustained operation is performed using the battery 338 as a secondary power source. The battery, for example, is a 3 to 3.6 volt lithium battery having a projected seventeen year life. The battery 338 supplies power to portions of the local display 150 only when two conditions are present: (1) the latch 320 has received a trip signal from

the microcomputer 120 (or the test switch 311 is activated), and (2) the output voltage level of the +5 V power supply is less than the voltage level from the battery 338. When the latch 320 latches in any one of the four trip indication lines from the data lines 318, a 5 control signal is generated on a latch output line 340. The control signal turns on an electronic switch 342 which allows the battery 338 to provide power at Vcc so long as a diode 344 is forward biased.

The diode 344 is forward biased whenever the second 10 condition is also present. Thus, when the output voltage level of the +5 V power supply is less than the voltage level from the battery 338, the diode 344 is forward biased and the battery 338 provides power to the local display 150. In addition, the diode 344 is forward biased 15 using the switch 311 to sequence through each of the until a switch 346, activated by a power-up circuit 348, allows the +5 V signal to provide power at Vcc. The power-up circuit 348 activates the electronic switch 346 only after resetting the display processor 316. The power-up circuit 348, for example, is part No. ICL7665 20 data, including the sensor identification, the rating plug working in connection with resistors 349, 351, and 353 having values of 620 K ohms, 300 K ohms and 10 megohms, respectively.

Power is provided from Vcc only to the latch 320, the LCD driver 326, the LCD driver 330, and the oscil- 25 lator circuit 328. The LCD driver 330 and the oscillator circuit 328 receive power from either the battery 338 or the +5 V power supply output via diodes 350 and 352. This arrangement minimizes current drain from the battery 338 while allowing the user to view the status of 30 the tripping system 100 during any power fault situa-

Power cannot be drawn from the battery 338 unless the battery 338 is interconnected with the remaining portion of the tripping system via connector 310, be- 35 cause the connector 310 provides the ground connection for the negative terminal of the battery 338. This aspect of the local display 150 further prolongs battery life and therefore minimizes system maintenance.

In FIG. 3b, a flow chart illustrates the preferred pro- 40 gramming of the display processor 316. The flow chart begins at block 376 where the memory internal to the display processor is initialized. The memory initialization includes clearing internal RAM, input/output ports and interrupt and stack registers.

At block 378, a software timer is reset and the display processor waits for a data ready flag which indicates that data has been received from the microcomputer 120 of FIG. 1. The software timer provides a conventional software watchdog function to maintain the san- 50 ity of the display processor. If the software timer is not reset periodically (within a certain time interval), the display processor resets itself.

The data ready flag is set in an interrupt routine, illustrated by blocks 390 through 398 of FIG. 3b. The 55 display processor is programmed to execute the interrupt routine when it receives data from the microcomputer 120 of FIG. 1. At block 390 of the interrupt routine, a test is performed to determine if the data byte just received is the last data byte of the packet sent from the 60 microcomputer. If the data byte just received is not the last data byte, flow proceeds to block 398 where a return-from-interrupt instruction is executed. If the data byte just received is the last data byte, flow proceeds to block 392.

At block 392, a test is performed to determine the integrity of the received data packet. This is accomplished by comparing the 8-bit sum of the previously

received 7 bytes with the most recently received byte (last byte). If the 8-bit sum and the last byte are different, flow proceeds to block 398. If the 8-bit sum and the last byte are the same, the display processor sets the previously referred to data ready flag, depicted at block 396, and returns from the interrupt, via block 398, to

At block 380, the received data is stored in memory and the data ready flag is reset.

At blocks 382 and 384, the display processor utilizes conventional conversion technique to convert the stored data to BCD format for display at the LCD display 322 of FIG. 3a. The data that is sent and displayed at the LCD display 322 is chosen by the operator three phase currents and the ground fault current, as indicated in the data that is received from the microcomputer 120 of FIG. 1.

At block 386, the display processor utilizes received type and the long-time pickup level, to determine the percentage of rated trip current being carried on lines 106 of FIG. 1. At block 388, the bar segments (324 and 332-335 of FIG. 3a) are driven by the display processor in response to this determination. From block 388, flow returns to block 378.

Blocks 400-406 of FIG. 3b represent a second interrupt routine which the display processor may be programmed to execute in response to the depression of the switch 311. At block 400 of this second interrupt routine, the display processor determines which phase (or ground fault) current the operator has selected by depressing the switch 311. At blocks 402 and 404, the display processor monitors its I/O port to determine when the switch 311 is released and to debounce the signal received from the switch 311. At block 406, the display processor executes a return from interrupt com-

It should be noted that the display processor 316 is optional for the local display 150 and therefore not required for its operation. Further, the local display 150 is itself an option to the tripping system and is not required for operating the tripping system.

B. Current and Ground Fault Detection

FIG. 4 illustrates an expanded view of the analog input circuit 108, the ground fault sensor 110, the power supply 122 and the gain circuit 134 of FIG. 1. Each of these circuits receives power from the three-phase current lines 106. Using this power, these circuits provide signals from which the tripping system 100: (1) determines the phase and current levels on lines 106, (2) detects the presence of any ground fault, (3) provides system power and (4) establishes its current rating.

(1) Determining Phase and Current Levels

In FIG. 4, the analog input and ground fault sensing circuits 108 and 110 include current transformers 510, 512 and 514 that are suitably located adjacent the lines 106 for receiving energy from each respective phase current path A, B, and C. Each current transformer 510, 512 and 514 is constructed to produce a current output that is proportional to the primary current in a fixed ratio. This ratio is set so that when the primary current is 100% of the rated current transformer size (or sensor size), the current transformer is producing a fixed output current level. For example, for a 200 Amp circuit breaker, each current transformer 510, 512 and 514 will produce the same current output signal when operating at 100% (200 Amps) as a current transformer in a 4000 Amp circuit breaker which it is operating at 100% (4000 Amps). The preferred construction yields a current transformer output current of 282.8 milliamperes (RMS) when the primary current is 100% of the rated 5 current.

The output currents provided by the transformers 510, 512 and 514 are routed through a ground fault sensing toroid 508, full wave rectifier bridges 516, 518 and 520 and the power supply 122 to tripping system ground. The output currents are returned from tripping system ground through a burden resistor arrangement 530. The ground fault sensing toroid 508 sums the output currents from the transformers 510, 512 and 514. In a system utilizing a neutral (N) line 106, the ground fault sensing toroid also sums the output current from a transformer 506, which is coupled to the neutral line (N) to sense any return current. A signal representing this current summation is produced at an output winding 20 509 and is carried to a fourth rectifier bridge 522. The rectifier bridge 522 is used to detect ground fault conditions and is discussed in the second part of this section.

On the right (positive) side of the rectifier bridges 516-522, positive phase current signals are produced and added together at lead 524. The current at lead 524 is used for the power supply 122 which is discussed in the third part of this section.

On the left (negative) side of the rectifier bridges 516-520, negative phase current signals are carried 30 through the burden resistor arrangement 530 and tripping system ground, and are returned to the rectifier bridges 516-520 through the power supply 122. This current path establishes voltage signals A', B' and C', each referred to as a burden voltage, for measurement 35 by the microcomputer 120 via the gain circuit 134.

In FIG. 4, the signals A', B' and C' are presented to the respective dual gain sections for inversion and amplification. The gain circuit 134 of FIG. 4 is shown with one of its three identical dual gain sections, generally 40 designated as 533, in expanded form. The dual gain section 533 receives phase signal A'. Each dual gain section includes a pair of low pass filters 532 and a pair of amplifiers 534 and 536. The low pass filters 532 provide noise suppression, and the amplifiers 534 and 536 45 reduce the signal magnitude by 0.5 and increase the signal magnitude by a factor of 3, respectively, for the desired resolution. This arrangement allows the microcomputer 120 to instantaneously measure these current levels without wasting time changing any gain 50 circuitry. Preferred component values are, for example, 10 K ohms for resistors 541, 543, 545, 553 and 555; 4.75 K ohms for resistors 547 and 559; 60 K ohms for resistor 557; and 0.03 microfarads for capacitors 549 and 561. The amplifiers 551 and 663 are, for example, part No. 55 LM124.

Using the gain circuit 134, the microcomputer 120 measures the true RMS current levels on lines 106 by sampling the burden voltages developed at signals A', B' and C'. The RMS calculations are based on the formula:

$$I_{RMS}^2 = \frac{\sum_{t=0}^{N} I(t)^2}{N}$$

where:

-continued

N = the number of samples; t = time at discrete intervals

(determined by sample rate); and

I(t) = the instantaneous value of the current flowing through the breaker.

The current flowing through the circuit breaker is sampled at fixed time intervals, thereby developing I(t). The value of this instantaneous current sample is squared and summed with other squared samples for a fixed number of samples N. The mean of this summation is found by dividing it by N. The final RMS current value is then found by taking the square root of the mean.

In FIG. 5, an example of a rectified sinusoidal current waveform is illustrated for 1.5 cycles of a 60 hertz signal with a peak amplitude of 100 amps. The sampled current is full wave rectified. The vertical lines represent the discrete points in time that a value of current is sampled. With a sample rate of 0.5 milliseconds, over 25 milliseconds of time, 50 samples will be taken.

In TABLE 1, the data for the samples from FIG. 4
25 are illustrated in the column labeled I(t) (Amps). The column labeled I(t) SQUARED (Amps) gives the squared values, and the column labeled SUMMATION (Amps) shows the accumulation of the squared current values over time. The mean of the summation, depicted at the bottom of TABLE 1, is equal to the final accumulation divided by the number of samples, or 50. The square root of this value yields 70.7106854, which is less than 0.00001% in error.

The other columns in TABLE 1 detail the binary equivalent data that the microcomputer would process using the ratio that 100 amps equals 255 binary.

The value I_{RMS} will accurately reflect the heating effect of the current waveform that existed from t=0 to t=N. This current waveform is typically an A.C. waveform with a fundamental frequency of 50 to 60 Hertz, but may contain many upper harmonics (i.e., multiples of the fundamental frequency).

In practical implementations, several factors affect the accuracy of the I_{RMS} calculation, including the sample rate and the number of samples. In the preferred embodiment, the sample rate is 2,000 Hertz and at least 128 samples are taken before the current magnitude is estimated.

(2) Detecting The Presence Of A Ground Fault

The ground fault sensing toroid 508 magnetically adds the current signals from the input windings 540, 542, 544 and 546 to indicate whether or not a ground fault is present on lines 106. The toroid 508 is constructed with four identical input windings 540, 542, 544 and 546; one for each of the current transformers 510, 512 and 514 and one for the neutral current path transformer 506, which is optional. The toroid 508 has a single output winding 509 which provides a summed current signal.

The ground fault sensing toroid 508 includes another winding 550 to allow a test signal to be applied at terminals 552. Using momentary switch 554, the test signal creates a pseudo ground fault for the tripping system. The tripping system reacts to this pseudo ground fault in the same manner as a true ground fault. The test winding 550 is protected by a positive coefficient resistor 556 that increases its resistance as it heats, thereby limiting the current through it and the winding 550. The

positive coefficient resistor is, for example, a Keystone PTC Resettable Fuse, part No. RL3510-110-120-PTF. The test winding 550 eliminates the need for a separate test transformer which has been utilized by systems in the prior art.

The operation of the ground fault sensing toroid 508 is best understood by considering the operation of the tripping system with a ground fault and without a ground fault. In a balanced three phase system without a ground fault, the current magnitude in each phase is 10 equal but 120 degrees out of phase with the other phases, and no neutral current exists; thus, the output winding 509 produces no current. As the current through any phase (A, B or C) increases, the current in the neutral path is vectorially equal in magnitude but opposite 15 in direction to the increase in phase current, and the magnetic summation is still zero. When a ground fault is present, current flows through an inadvertent path to an earth grounded object, by-passing the neutral transformer 506 and creating a current signal in the trans- 20 former 509. Thus, the transformer 509 produces a current signal only when a ground fault is present.

The current signal from the output transformer 509 of the ground fault sensing toroid 508 is routed through the rectifier bridge 522, the power supply 122 and re-25 turned through the burden resistor arrangement 530. The burden resistor arrangement 530 and the rectifier bridge 522 convert that current signal into an A.C. rectified signal 558 that is inverted with respect to tripping system ground, and that has a voltage that is pro-30 portional to the current in the transformer 509.

The A.C. rectified signal 558 is filtered by filter 560 for noise suppression and then inverted using analog invertor 562. From the analog invertor 562, a positive going signal is carried to an A/D input at the mi- 35 crocomputer 120. The microcomputer 120 measures the peak levels at the output of the analog invertor 562 to detect the presence of a ground fault. A conventional voltage divider switch 564 is controlled by the microcomputer 120 to selectively reduce that signal by 40 two thirds, as may be required under severe ground fault conditions. Preferred component values are, for example, 10 K ohms for resistors 565 and 567; 20 K ohms for resistor 569; 19.6 K ohms for resistor 573; 10 K ohms for resistor 575; 0.033 microfarads for capacitor 45 577; part No. LM124 for amplifier 579; and part No. BS170 for IGFET 581.

(3) Providing System Power

Power for the tripping system is provided directly from the current on lines 106, and current on any one of 50 the lines 106 can be used. This feature allows the tripping system to power-up on any one of the three phases and to be powered when a ground fault on one or more of the phase lines 106 is present.

The output currents which are induced by the transformers 510, 512 and 514 are routed through the rectifier bridges 516, 518, 520 and 522 to provide the current
for the power supply 122. On the right side of the rectifier bridges 516-522, at lead 524, the output currents are
summed and fed directly to a Darlington transistor 568, 60
a 9.1 volts zener diode 570 and a bias resistor 572. Most
of this current flows directly through the transistor 568
to ground, to create a constant 9.1 volt level at the base
of the transistor 568. Because it has a nominal emitter to
base voltage (Veb) of about 1.0 volts, the emitter of the
transistor 568 is at approximately 10 volts. The transistor 568 will strive to maintain 10 volts across it from
emitter to collector, regardless of the current through

it. Preferred component values are, for example, part No. 2N6285 for Darlington transistor 568; 1N4739 for zener diode 570; and 220 ohms for resistor 572.

At the emitter of the transistor 568, the power signal VT ("trip voltage") is provided.

The +5 v signal is a regulated +5 v power supply output signal that is provided using a voltage regulator 571 (part No. LP2950ACZ-5.0) and a capacitor 582 which prevents the output of the regulator 571 from oscillating. The voltage regulator takes its input from VT via a diode 576. The diode 576 charges capacitor 584 to within one diode drop (0.6 v) of VT and creates a second supply source of approximately +9 v, which is referred to as the +9 V power supply. The energy stored in the capacitor 584 enables the electronic circuitry being powered by the +9 V power supply to remain powered for some time after a trip occurs. A capacitor 574, connected at the emitter of the transistor 568, aids in filtering voltage ripple. The capacitor 574 is also utilized as the energy storage element for the solenoid 112 which is activated when a power IGFET 583 is turned on by "trip" signals from the microcomputer (120 in FIG. 1) or from a watchdog circuit (712 in FIG. 8). The trip signals are combined by respective diodes 591, 593. The solenoid 112 is also activated by an overvoltage condition sensed by a 16-volt zener diode 595, such as part No. 1N5246. Preferred component values are, for example, 220 microfarads for capacitor 574, 100 microfarads for capacitor 584, 10 microfarads for capacitor 582, 100 K ohms for resistor 585, 10 K ohms for resistor 589, 0.1 microfarads for capacitor 587, and part No. 6660 for IGFET 583.

Diodes 576 and 578 are used to receive current from an optional external power supply (not shown).

(4) Establishing The Current Rating

On the left side of the rectifier bridges, negative phase signals (A', B' and C') from the bridges are provided to the burden resistor arrangement 530, including a rating plug 531, to set the current rating for the tripping system. As previously discussed, when the primary current is 100% of the rated current or "sensor size", which is designated using user select circuit 132, the current transformer output current will be 282.8 milliamperes (RMS). Thus, when the microcomputer 120 reads the burden voltages using the gain circuit 134 (FIG. 1), the microcomputer 120 can calculate the actual current in the lines 106.

FIG. 4 illustrates parallel connections between respective resistors 527 and 529 which are used to establish the maximum allowable continuous current passing through the lines 106. The resistors 527 are part of the rating plug 531, and the resistors 529 are separate from the rating plug 531. The resistors 529, for example, are each 4.99 ohm, 1%, 5 watt resistors. This value should be compared to a corresponding value of 12.4 ohms for the burden resistor 525 for the ground fault signal. The resistors 527 of the rating plug are connected in parallel with the resistors 529 and hence cause a decrease in the combined resistance. Therefore, the resistors 529 set the minimum current rating for the tripping system. In a preferred arrangement, for example, the minimum current rating corresponds to 40% of the maximum current rating. The resistors 527 in the rating plug scale the voltages (A', B', C') read by the microcomputer. This enables the resolution of the A/D converter in the microcomputer to be the same in terms of a fraction of the rated current for both the minimum and maximum cur-

rent rating. Consequently, there is not any sacrifice in converter resolution for the minimum current rating.

In FIGS. 6a and 6b, the rating plug 531 is shown to include the resistors 527 mounted on a printed circuit board 587. A connector 588 is used to interconnect the rating plug with the remaining portion of the tripping system 100. When the rating plug is absent from the tripping system, the system reverts to its minimum rat-

The rating plug 531 further includes copper fusible 10 in the tripping system 100. printed circuit links A, B, C and D which are selectively disconnected (opened) from a printed circuit connection 589 to inform the microcomputer 120 of the resistor values, or the burden voltage/current ratio, in the burden resistor arrangement 530. The printed circuit con- 15 nection 589 is connected to the +5 V signal via one of the contact points on the connector 588. This connection 589 allows the tripping system to encode the printed circuit links A, B, C and D in binary logic such that one of 16 values of each parallel resistor arrange. 20 decreases in response to the current path in lines 106 ment is defined therefrom. In a preferred arrangement, the binary codes "1111" and "1110" are reserved for testing purposes, and the fourteen codes "0000" to "1101" correspond to current rating multipliers of 0.400 to 1.000 as follows:

Code	Current Rating Multiplier	
0000	0.400	
0001	0.500	
0010	0.536	
0011	0.583	
0100	0.600	
0101	0.625	
0110	0.667	
0111	0.700	
1000	0.750	
1001	0.800	
1010	0.833	
1011	0.875	
1100	0.900	
1101	1.000	

The user select circuit 132 of FIG. 9 includes the interface circuit used by the microcomputer 120 to read the binary coded resistor value from the rating plug 531. selectively read the logic level of each of the four leads representing the status of the four fusible printed circuit links on the rating plug 531. A logic high at the input of the buffer 820, provided by the connection between the fusible printed circuit link and +5 V signal, indicates 50 that the corresponding link is closed. A logic low at the input of the buffer 820, provided by pull-down resistors 826 at the input of the buffer 820, indicates that the corresponding link is open. The fusible printed circuit links A, B, C and D may be opened using a current 55 generator to send an excessive amount of current through the links, thereby causing the copper links to burn. This is preferably performed before the rating plug 531 is installed in the tripping system. Thus, once installed, the rating plug 531 automatically informs the 60 microcomputer 120 of its resistor values, and there is no need to adjust any settings or otherwise inform the microcomputer of the type of rating plug being used. The microcomputer may adjust the values read from its A/D converter by a predetermined scale factor corre- 65 sponding to the binary coded resistor value to compute actual current values which are independent of the resistor values in the rating plug 531.

C. Bi-metal Deflection Simulation

The microcomputer 120 is programmed to simulate accurately the bi-metal deflection mechanism that is commonly used in processor-less tripping systems. This is accomplished by accumulating the squared values of the measured current samples that are sensed by the analog input circuit 108. The sum of the squared values of that current is proportional to the accumulated heat

To simulate the bi-metal deflection during cooling, the microcomputer 120 is programmed to decrement logarithmically the accumulated square of the current. In other words, during a sampling interval, the accumulated value A of I(t)2 is decremented by an amount proportional to A to account for the fact that the rate of heat loss is proportional to the temperature of the power system conductors above ambient temperature. In particular, the temperature in the tripping system 100 being broken or intermittent. When this occurs, however, the microcomputer 120 loses operating power and therefore can no longer maintain this numerical simula-

This problem is overcome by utilizing the thermal memory 138 of FIG. 1 to maintain a history of the accumulated current for a predetermined period of time during which the operating power to the microcomputer 120 is lost. As illustrated in FIG. 7, this is accom-30 plished using an RC circuit 610 that is monitored and controlled by the microcomputer 120 to maintain a voltage on the capacitor 611 that is proportional to the accumulated square of the current. When the microcomputer loses power, the voltage across the RC 35 circuit 610 logarithmically decays. (The decay is governed by the equation $V = V_0 \exp(-t/RC)$.) Should the microcomputer power-up again before the voltage reaches zero, the microcomputer 120 reads the voltage across the RC circuit 610 using a conventional analog 40 buffer 612 and initializes its delay accumulator to the correct value. The analog buffer 612, for example, includes an amplifier 627 such as part No. LM714 and a 4.7 K ohm resistor 629.

The preferred RC circuit 610, including a 100 micro-A tri-state buffer 820 allows the microcomputer 120 to 45 farad capacitor 611 and a 3.24 megohm resistor 613, provides a fixed time constant of 324 seconds, or approximately 5.4 minutes.

Control over the voltage on the RC circuit 610 is provided using IGFET transistors 618 and 620, such as part Nos. VP0808 and BS170, respectively. During normal, quiescent conditions, the microcomputer 120 will not be in an overload condition and will drive a logic low at the gate of the transistor 620, thereby disabling transistors 620 and 622 and allowing the capacitor 611 to discharge to tripping system ground. Transistors 618 and 620 work in connection with resistors 621, 623 and 625, which have values, for example, of 100 K ohms, 47 K ohms, and 5.1 K ohms, respectively.

During overload conditions, the microcomputer 120 accumulates current information in its internal RAM to simulate the heat level, and drives a logic high at the gate of the transistor 620 to allow the capacitor 611 to charge to a selected corresponding level. While the capacitor 611 is charging, the microcomputer 120 monitors the voltage level using the analog buffer 612. When the selected level is reached, the microcomputer drives a logic low at the gate of the transistor 620 to prevent further charging. The voltage on the capacitor 611 is

limited to five volts using a clamping diode 622. The forward voltage drop across the clamping diode 622 is balanced by the voltage drop through a series diode 625.

For example, assume that an overload condition sud- 5 denly occurs and the microcomputer 120 has been programmed to allow for a two minute delay before generating a trip signal at this overload fault level. After one minute in this overload condition, the microcomputer 120 will have accumulated current information which 10 indicates that it is 50% of the way to tripping. The microcomputer will also have enabled the RC circuit 610 to charge to 2.5 v; that is, 50% of the maximum 5 v. Assuming, for the purpose of this example, that the overload fault condition is removed at this point and the 15 electronic trip system loses operating power, when the power to the microcomputer 120 drops to 0 v, the internally stored current accumulation is lost. However, the voltage across the RC circuit 610 is still present and will start to decay by approximately 63.2% every 5.4 min- 20 utes (the time constant for the RC circuit 610). Therefore, after 5.4 minutes without current, the voltage across the RC circuit 610 will be 36.8% of 2.5 v, or 0.92

If the overload condition would occur again at this 25 point, the microcomputer 120 would power up and measure 0.92 v across the RC circuit 610. The microcomputer 120 would then initialize its internal current accumulation to approximately 18% (0.92 v divided by the maximum of 5.0 v) of the preprogrammed 30 full trip delay time.

The accumulation calculations performed by the microcomputer are based on the formula:

$$A = \sum_{t=0}^{N} I(t)^2$$

where

N = the number of samples;

= time at discrete intervals

(determined by the accumulation rate); and

I(t) = the true RMS value of current through the breaker.

During a fault, the trip unit will begin to sum the current squared value as soon as the current exceeds a predetermined level for a predetermined period of time, or the selected overload condition. The electronic trip system will maintain an internal accumulation register 50 to store a value that is proportional to the square of the current and that is incremented periodically based on the accumulation rate. Assuming a constant fault level of current, a fixed accumulation rate, and a known condition of the accumulation register at t=0, the value in 55 the accumulation register will increase at a determinate rate and will contain a known value at any given time t.

For example, assume that a continuous fault is measured at 70.71 amperes (RMS) with an accumulation period of 64 milliseconds. Further assume that the accumulation register is at zero prior to the fault. The microcomputer 120 will accumulate the squared value of the current every 64 milliseconds into the register, causing it to increase at a constant rate.

With a continuous, fixed level fault, as time increases, 65 the internal accumulation register increases proportionally. In order to protect the system from this fault, this increasing accumulated value is compared periodically

against a predetermined threshold value that has been chosen to represent the maximum allowed heat content of the system. When the accumulated value equals or exceeds this predetermined threshold value, the tripping system will trip the breaker.

A valuable aspect of accumulating the current squared value is that as the current doubles, the current squared value quadruples and the internal accumulation register increases at a more rapid rate, resulting in a more rapid trip. Thus, if the delay time (the period before the detected power fault causes a trip) is x seconds at some current level, as the current doubles, the delay time will be x/4 seconds.

The formula for calculating the delay time for any constant current is:

$$T = \frac{A_R \times K}{I^2}$$

where

 A_R = the accumulation rate in seconds;

K =predetermined final accumulation value;

and

I = the true RMS value of current flowing through the breaker.

D. Reset Circuitry

Referring now to FIG. 8, an expanded view of the reset circuit 124 is shown to include a power-up reset circuit 710 and a watch-dog circuit 712 to maintain the integrity of the tripping system 100. The power-up reset circuit 710 performs two functions, both of which occur during power-up: it provides a reset signal (asserted low) on line 743 to maintain the microcomputer 120 in reset condition until the tripping system 100 develops sufficient operating power from the current lines 106; and it provides a reset signal (asserted low) via lead 744 to the watch-dog circuit 712 to prevent the watch-dog circuit from engaging the solenoid 112 during power-up. This latter function prevents nuisance tripping.

Preferably the power-up reset circuit includes an under-voltage sensing integrated circuit 745 that detects whether or not the output voltage of the +5 volt supply is less than a predetermined reference voltage at which the microcomputer (120 in FIG. 1) may properly function. The integrated circuit 745 is, for example, part No. MC33064P-5, which holds the reset line 743 low until the output voltage of the +5 volt supply rises above 4.6 volts. The microcomputer 120 may operate at 4.5 volts or above. The preferred reset circuit also includes a pull-up resistor 741, a capacitor 739, and a diode 753 connecting the integrated circuit 745 to the watchdog circuit 712. The resistor 741, for example, has a value of 47K ohms and the capacitor 739 has a value of 0.01 microfarads. The diode 753 ensures that the reset circuit 710 affects the watchdog circuit 712 only when the microcomputer 160 is being reset.

The watch-dog circuit 712 protects the tripping system from microcomputer malfunctions. Thus, it is designed to engage the solenoid 112 if the microcomputer 120 fails to reset the watch-dog circuit 712 within a predetermined time period. The microcomputer 120 resets the watch-dog circuit 712 by regularly generating

logic high pulses, preferably about every 200 milliseconds, on lead 714. These pulses are passed through a capacitor 718 to activate an IGFET transistor 720, which in turn discharges an RC timing circuit 724 through a circuit limiting resistor 733. A resistor 730 5 and a clamping diode 732 are used to reference the pulses from the capacitor 718 to ground.

17

The pulses on lead 714 prevent the RC timing circuit 724 from charging up past a reference voltage, Vref, at the input of a comparator 726. If the RC timing circuit 724 charges up past Vref, the comparator 726 sends a trip signal to the solenoid 112 to interrupt the current path in lines 106. The reference voltage, for example, is provided by a 4.3 volt zener diode 427 supplied with 15 current through a resistor 729. Preferred component values are, for example, 0.001 microfarads for capacitor 718, 27K ohms for resistor 730, part No. 1N4148 for diode 732, part No. BS170 for transistor 720, 10 ohms for resistor 733, 820K megohms for resistor 737, 0.22 20 microfarads for capacitor 735, part No. LM29031 for comparator 726, part No. 1N4687 for diode 727, 100K ohms for resistor 729, and 10K ohms for resistor 751.

E. User Select Switches

As introduced above, the user select circuit 132 is illustrated in FIG. 9. In addition to the buffer 820 for the rating plug, the user select circuit 132 includes a plurality of user interface circuits 810 each having a pair of BCD dials 812 and a tri-state buffer 814 which is en- 30 in from the trip memory 144. abled through the address and data decoder 130 of FIG. 1. Each BCD dial 812 allows the user to select one of several tripping system characteristics. For example, a pair of BCD switches may be used to designate the longtime pickup and the longtime delay (overload trip- 35 ping characteristics) and another pair of BCD switches. may be used to designate the short time pickup and the short time delay (short circuit tripping characteristics). Other BCD switches may be used to designate sensor and breaker sizes, an instantaneous pickup, ground fault 40 tripping characteristics, and phase unbalance thresholds.

F. Energy Validation For Solenoid Activation

mines if there is sufficient energy to activate the solenoid 112. Using the address and data decoding circuit 130, the buffer 820 is selected to read one of its input lines 830. The VT signal from the power supply 122 of FIG. 1 feeds the input line 830, with the buffer 820 being protected from excessive voltage by a resistor 832 and a clamping diode 834. The resistor 832, for example, has a value of 620K ohms.

112, the input line 830 is accessed to determine if VT is read as a logic high or a logic low. The buffer 820 provides a logic high at its output whenever the input is greater than 2.5 v to 3 v. If VT is read as a logic high, the microcomputer 120 determines that there is suffi- 60 cient power to activate the solenoid 112 and attempts to do so. If VT is read as a logic low, the microcomputer 120 determines that there is insufficient power to activate the solenoid 112 and waits, while repeatedly checking VT, in anticipation that an intermittent power 65 lines 106. fault caused VT to fall. Once VT rises beyond the 2.5-3.0 volt level, the microcomputer 120 attempts to activate the solenoid once again.

18 G. Communication For Information Display

The microcomputer 120 sends identical tripping system status information to the local display 150 and the display terminal 162. The information is sent synchronously on a serial peripheral interface 191 to the local display 150 and asynchronously on a serial communication interface 151 to the display terminal 162. The interfaces 151 and 191 may be implemented using the SCI and SPI ports internal to the MC68HC11. The history of the tripping system status information is stored in the nonvolatile trip memory 144. That history includes the specific cause and current level of the last trip and a running accumulation of the different trip causes.

The trip memory 144 is preferably an electrically erasable programmable ROM (EEPROM), for example, a X24CO4I, available from Xicor, Inc. of Milpitas, Calif. In this case, the serial peripheral interface 191 is used for bidirectional data transfer between the microcomputer 120 and the EEPROM 144. This data transfer is implemented using one line of the serial peripheral interface 191 to transfer the data and the other line to transmit a clock signal between the microcomputer 120 and the EEPROM 114 for synchronization. 25 During power up of the tripping system 100, the microcomputer 120 transmits to the trip memory 144 a unique bit pattern which is interpreted as a data request code. The microcomputer 120 then sets the bidirectional data line as an input and clocks the requested data

The microcomputer 120 maintains a copy of the history data in its internal RAM and in the event of a trip, updates it and transmits it back into trip memory 144 via the interface 191, again utilizing the unique bit pattern to set the trip memory 144 to a receive mode. Upon receipt of the data, trip memory 144 will reprogram its contents, overwriting the old history information with the newly received data.

During normal operation (i.e., after power up and without a trip), the microcomputer 120 transmits operational information over the serial peripheral interface 191. Because this information does not contain the unique bit patterns required to activate the trip memory 144, the trip memory 144 ignores the normal transmis-The user select circuit 132 of FIG. 1 and 9 also deter- 45 sions. However, other devices which may be connected to the serial peripheral interface 191 can receive and interpret the information correctly.

The microcomputer 120, for example, is programmed to execute a communication procedure that permits the 50 tripping system 100 to communicate with a relatively low power processor in the display processor 316. The procedure utilizes a software interrupt mechanism to track the frequency with which information is sent on the interfaces 151 and 191. During normal operation, Before the microcomputer 120 engages the solenoid 55 one 8-bit byte of information is sent every seven milliseconds. During tripping conditions, information is sent continuously as fast as the microcomputer 120 can transmit. This procedure allows the display terminal 162 and the display processor 316 to display continuously status messages from the tripping system 100 without dedicating their processors exclusively to this reception function. Equally important, this procedure permits the microcomputer 120 to perform a variety of tasks, including continuous analysis of the current on

Status messages are preferably transmitted using an 8-byte per packet, multi-packet transmission technique. The type of information included in each packet may be

categorized into eight different groups, or eight different packets, packet 0 through packet 7. The first byte of each packet is used to identify the byte and packet numbers and the trip status of the tripping system 100. For example, the first byte may contain one bit to identify the byte type, four bits to identify the packet number and three bits to identify the trip status: no trip condition, current overload trip, short circuit trip, instantaneous trip, ground fault trip and phase unbalance trip. Bytes two through six of each packet vary depending on the packet number. Byte 7 is used to identify the tripping system sending the information (for a multiple system configuration), and byte 8 is used as a checksum to verify the integrity of the data.

The microcomputer alternates the type of information included in each packet, depending upon the priority type of the information. During normal (non-tripping) conditions, the trip unit will transmit Packet Number 0, followed by Packet Number 1, followed by one of the remaining defined Packet Numbers, 2 through 7. The sequence is graphically shown as:

1) 2) 3) 4) 5) 6)	Packet 0 - Packet 1 - Packet 2 Packet 0 - Packet 1 - Packet 3 Packet 0 - Packet 1 - Packet 4 Packet 0 - Packet 1 - Packet 5 Packet 0 - Packet 1 - Packet 6 Packet 0 - Packet 1 - Packet 7	Repeat until Trip Occurs	; _
----------------------------------	--	-----------------------------	--------

During a trip condition, the normal operation packet transmission sequence is interrupted and Packet number 2 is transmitted continuously until power is lost. The transmission rate will be increased to the fastest rate possible.

The five bytes of each packet that vary according to 35 packet number are configured for a total of eight different packets, 0-7. The information in these bytes is implemented for each packet number as follows:

```
Packet 0 - (0 0 0 0)
Data Byte 1 - Phase A Current - High Byte
Data Byte 2 - Phase A Current - Low Byte
Data Byte 3 - Phase B Current - High Byte
Data Byte 4 - Phase B Current - Low Byte
Data Byte 5 - Overload Pickups & Short Circuit Restraint In
Packet 1 - (0 0 0 1)
Data Byte 1 - Phase C Current - High Byte
Data Byte 2 - Phase C Current - Low Byte
Data Byte 3 - Ground Fault Current - High Byte
```

Data Byte 4 - Ground Fault Current - Low Byte Data Byte 5 - Short Circuit, Phase Unbalance & Ground Fault

Pickups

Packet 2 - (0 0 1 0)

		-continued
	5	Data Byte 1 - Maximum Phase Current - High Byte Data Byte 2 - Maximum Phase Current - Low Byte Data Byte 3 - Maximum Phase Identification (A, B, C or N), Breaker Identification & Ground Fault Restraint
	J	In Data Byte 4 - Trip Unit/Sensor Identification Data Byte 5 - Rating Plug/Options
		Packet 3 - (0 0 1 1) Data Byte 1 - Long Time Switches
	10	Data Byte 2 - Short Time Switches Data Byte 3 - Instantaneous Phase Unbalance Switches Data Byte 4 - Ground Fault Switches
		Data Byte 5 - Phase Unbalance Trips Packet 4 - (0 1 0 0)
	15	Data Byte 1 - Long Time Trips Data Byte 2 - Short Circuit Trips Data Byte 3 - Ground Fault Trips
		Data Byte 4 - Last Maximum Phase Current - High Byte Data Byte 5 - Last Maximum Phase Current - Low Byte Packet 5 - (0 1 0 1)
,	20	Data Byte 1 - Software Failure Trips Data Byte 2 - Last Phase A Current - High Byte Data Byte 3 - Last Phase A Current - Low Byte
_		Data Byte 4 - Last Phase B Current - High Byte Data Byte 5 - Last Phase B Current - Low Byte Packet 6 - (0 1 1 0)
	25	Data Byte 1 - Last Fault System Status Byte Data Byte 2 - Last Phase C Current - High Byte Data Byte 3 - Last Phase C Current - Low Byte
		Data Byte 4 - Last Ground Fault Current - High Byte Data Byte 5 - Last Ground Fault Current - Low Byte
-		Packet 7 - (0 1 1 1)
	20	Data Byte 1 - Long Time Memory Ratio
τ	<i>5</i> 0	Data Byte 2 - Phase A % Unbalance Data Byte 3 - Phase B % Unbalance
Γ		Data Dyte 3 - I hase D / Ottomande

Accordingly, the microcomputer 120 transmits information in four substantive classes. The first class constitutes trip status information, as set forth in the first byte of each packet. The second and third classes involve current measurement information; the second class in-40 cluding current measurement information on each line 106, as set forth in packets 0 and 1, and the third class including the maximum current status information, as set forth in packet 2. The last class of information relates to the present configuration of the tripping system and 45 is contained in packets 3 through 7.

Data Byte 4 - Phase C % Unbalance

Data Byte 5 - Software Version Identifier Byte

H. Appendices

The attached appendices respectively illustrate the preferred manner in which the microcomputer 120 of 50 FIG. 1 and the display processor 316 of FIG. 3a may be programmed to implement the system as set forth above in the preferred embodiment.

TABLE	1

SAMPLE Number	TIME (ms)	I(t) (Amps)	I(t) SQUARED (Amps)	SUMMATION (Amps)	I(t) (Binary)	I(t) SQUARED (Binary)	SUMMATION (Binary)
	0.0	0.00	0.00	0.00	0	0	0
1		18.74	351.12	351.12	48	2304	2304
2	0.5	36.81	1355.16	1706.27	94	8836	11140
3	1.0		2871.10	4577.38	137	18769	29909
4	1.5	53.58		9263.42	175	30625	60534
5	2.0	68.45	4686.05	15808.51	206	42436	102970
6	2.5	80.90	6545.08	23995.62	231	53361	156331
7	3.0	90.48	8187.12		247	61009	217340
8	3.5	96.86	9381.53	33377.16	-	64516	281856
9	4.0	99.80	9960.57	43337.73	254	64009	345865
10	4.5	99.21	9842.92	53180.65	253		404914
11	5.0	95.11	9045.09	62225.73	243	59049	454643
12	5.5	87.63	7679.14	69904.87	223	49729	
13	6.0	77.05	5936.91	75841.78	196	38416	493059
14	6.5	63.74	4063.10	79904.88	163	26569	519628
15	7.0	48.18	2320.87	82225.75	123	15129	5347 57

TAT	T T	1
IAH	11.F.	1-continued

SAMPLE	TIME	I(t)	I(t) SQUARED (Amps)	SUMMATION (Amps)	I(t) (Binary)	I(t) SQUARED (Binary)	SUMMATION (Binary)
Number	(ms)	(Amps)					
16	7.5	30.90	954.92	83180.67	79	6241	540998
17	8.0	12.53	157.09	83337.75	32	1024	542022
18	8.5	6.28	39.43	83377.18	16	256	542278
19	9.0	24.87	618.46	83995.64	63	3969	546247
20	9.5	42.58	1812.87	85808.52	109	11881	558128
21	10.0	58.78	3454.91	89263.43	150	22500	580628
22	10.5	72.90	5313.94	94577.37	186	34596	615224
23	11.0	84.43	7128.89	101706.26	215	46225	661449
24	11.5	92.98	8644.84	110351.10	237	56169	717618
25	12.0	98.23	9648.88	119999.97	250	62500	780118
26	12.5	100.00	10000.00	129999.97	255	65025	845143
27	13.0	98.23	9648.89	139648.86	250	62500	907643
28	13.5	92.98	8644.85	148293.71	237	56169	96 3812
29	14.0	84.43	7128.91	155422.62	215	46225	1010037
30	14.5	72.90	5313.96	160736.58	186	34596	1044633
31	15.0	58.78	3454.93	164191.51	150	22500	1067133
32	15.5	42.58	1812.89	166004.40	109	11881	1079014
33	16.0	24.87	618.47	166622.87	63	396 9	1082983
34	16.5	6.28	39.43	166662.30	16	256	1083239
35	17.0	12.53	157.08	166819.38	32	1024	1084263
36	17.5	30.90	954.91	167774.29	79	6241	1090504
37	18.0	48.18	2320.85	170095.14	123	15129	1105633
38	18.5	63.74	4063.08	174158.22	163	26569	1132202
38 39	19.0	77.05	5936.89	180095.11	196	38416	1170618
4 0	19.5	87.63	7679.12	187774.23	223	49729	1220347
	20.0	95.11	9045.08	196819.31	243	59049	1279396
41	20.5	99.21	9842.91	206662,22	253	64009	1343405
42 43	21.0	99.80	9960.58	216622.79	254	64516	1407921
		96.86	9381.54	226004.34	247	61009	1468930
44	21.5		8187.13	234191.47	231	53361	1522291
45	22.0	90.48	6545.10	240736.57	206	42436	1564727
46	22.5	80.90 68.45	4686.07	245422.64	175	30625	1595352
47	23.0		2871.12	248293.76	137	18769	1614121
48	23.5	53.58 36.81	1355.17	249648.93	94	8836	1622957
4 9	24.0	36.81 18.74	351.12	25000 0.05	48	2304	1625261
50	24.5						
			THE SUMMATION	5000.00103		THE SUMMATION	32505
			IS VALUE (Amps)	70.7106854		IS VALUE (Binary)	180 180.312229
		ACTUA	L RMS VALUE	70.7106781	ACTUA	L RMS VALUE	160.312229

APPENDIX A

LERIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING

	*******	****
:E	SERIES TH	REE TRIP SYSTEM
	*****	*********
.DATA	. Man dam CODIES III B	JADD ******** '
: ******** Memor	y Map for SERIES III BO	when a second of the
FAM START	EQUAL \$0000	Start of 256 bytes of RAM
FAM END	EQUAL \$00FF	end of 256 byte RAM memory
REGSTART	EQUAL \$1000	:Start of 64 byte Register Block
REGSTART		•
	EQUAL \$2000	; Memory location of Rating Plug nibble
rating_plug		:15V supply & Motor
TRIP_SUPPLY	EQUAL \$2001	
-	•	;Protection sensor location
LTPUSW	EQUAL \$4000	:Long Time Pickup Switch
LTDELSW	EQUAL \$4001	:Long Time Delay Switch
FLCPUSW	EQUAL \$4000	. ;Full Load Pickup Switch
	EQUAL \$4001	:Full Load Delay Switch
FLCDELSW		Short Time Pickup Switch
STPUSW	EQUAL \$4002	
STDELSW	EQUAL \$4003	; Short Time Delay Switch
LRCPUSW	EQUAL \$4002	:Locked Rotor Pickup Switch
	_	

```
;Locked Rotor Delay Switch
                   EQUAL $4003
LRCDELSW
                                             ;Instantaneous Pickup Switch
                   EQUAL $4004
INPUSW
                                              ;Phase Unbalance Pickup Switch
                   EQUAL $4005
PUPUSW
                                             ;Ground Fault Pickup Switch
                   EQUAL $4006
GFPUSW
                                             :Ground Fault Delay Switch
GFDELSW
                   EQUAL $4007
                                             memory location of sensor nibble memory location of type of breaker
                  EQUAL $8000
SENSOR
                   EQUAL $8001
ERKR TYPE
```

```
PAGE
: INTERNAL 6811 REGISTERS,OFFSET VALUES FROM HEX 1000
```

```
;Port A Data Register
                   EQUAL $00
PORTA
                                              ;Parallel I/O Control Register
                   EQUAL $02
PICC
                   EQUAL $03
                                             ;Port C Data Register
PORTC
                                              ;Port B Data Register
                   EQUAL $04
PORTB
                                              ;Port C Latched Data Register
                   EQUAL $05
PORTCL
                                              ;Data Direction Register for Port C
                    EQUAL $07
DDRC
                                              ;Port D Data Register
                  EQUAL $08
PORTD
                                              ;Data Direction Register for Port D
                    EQUAL $09
DDRD
                                              ;Port E Data Register
                    EQUAL $0A
PORTE
                                              ;Timer Compare Force Register
                    EQUAL $0B
CFORC
                    EQUAL $0C
EQUAL $0D
EQUAL $0E
                                              ;Output Compare 1 Mask Register
OC1M
                                              ;Output Compare 1 Data Register
OC1D
                                              :Timer Control Register
:Timer Input Capture Register 1
TCNI
                    EQUAL $10
TICL
                                              :Timer Input Capture Register 2
:Timer Input Capture Register 3
                    EQUAL $12
TIC2
                    EQUAL $14
TIC3
                                              :Timer Output Compare Register 1
                    EQUAL $16
TOC1
                                              :Timer Output Compare Register 2
                    EQUAL $18
TOC2
                                              ;Timer Output Compare Register 3
                    EQUAL $1A
TOC3
                                               :Timer Output Compare Register 4
                    EQUAL $1C
TOC4
```

SERIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING

	EQUAL \$1E	Timer Output Compare Register 5
TOC5	EQUAL \$20	:Timer Control Register 1
TCTL1	EQUAL \$21	:Timer Control Register 2
TCTL2		:Main Timer Interrupt Mask Reg. 1
TMSK1	EQUAL \$22	;Main Timer Interrupt Flag Reg. 1
TFLG1	EQUAL \$23	Misc. Timer Interrupt Mask Reg. 2
TMSK2	EQUAL \$24	:Misc. Timer Interrupt Flag Reg. 2
TFLG2	equal \$25	Misc. Timer Interrupt ring key. 2
PACTL	EQUAL \$26	Pulse Accumulator Control Register
PACNT	EQUAL \$27	;Pulse Accumulator Count Register
SPCR	EQUAL \$28	;SPI Control Register
	EQUAL \$29	;SPI Status Register
SPSR	EQUAL \$2A	;SPI Data Register .
SPDR	EQUAL \$2B	;SCI Baud Rate Control Register
PAUD	EQUAL \$2C	;SCI Control Register 1
SCCR1	EQUAL \$2D	;SCI Control Register 2
SCCR2		:SCI Status Register
SCSR	EQUAL \$2E	;SCI Data Register
SCDR	EQUAL \$2F	:A/D Control/Status Register
ADCTL	EQUAL \$30	
ADR1	EQUAL \$31	;A/D Result Register 1
ADR2	EQUAL \$32	;A/D Result Register 2
ADR3	EQUAL \$33	;A/D Result Register 3
	EQUAL \$34	;A/D Result Register 4
ADR4	EQUAL \$39	;System Configuration Options
OPTION	280:m 403	

3,089,928 **26**

```
;ARM/Reset COP Timer Circuitry
                 EQUAL $3A
COPRST
                                         ; EEPROM Programming Register
                 EQUAL $3B
PPROG
                 EQUAL $3C
                                         ; Highest Priority Interrupt and Misc.
HPRIO
                                        ; RAM and I/O Mapping Register
                 EOUAL $3D
INIT
                                    . ;Factory Test Register
;Configuration Control Register usable only in
TEST1
                 EQUAL $3E
CONFIG
                 EQUAL $3F
                                        :or bootstrap mode
     ************************
               SYSTEM CONSTANTS WHICH CAN CHANGE DURING DEVELOPMENT
:***** BIT ASSIGNMENTS FOR FLAGSS (GLOBAL) FLAG REGISTER
KILL SERIAL BIT EQUAL $01 ;is set until valid serial data is
                                          ;available(flags$)
                                          ;if set to 1, word aligned, off is dbl word (fla
               EQUAL $02
EQUAL $04
WRD ALIGN BIT
                                         ;bit set when G.F. memory is true - FLAGS$
REBUILD GF
KILL WATCHDOG BIT EQUAL $08
                                          ; shutoff watchdog pulses during trip
                                         ;sequence(flags$)
                 EQUAL $10
EQUAL $20
                                          BIT SET IN FLAGSS FOR I SQ IN MUL 16X16
I_SQ_BIT
NO_ST_BIT
                                         ;this bit on in (flags$), means no short time ;this bit on in (flags$), means no GF
                EQUAL $40
EQUAL $80
NO GF BIT
PE_BRKR_BIT
                                          ;high bit of system flags$ set = pe brkr ?????
  THE END OF FLAGSS BIT DEFINITIONS *******
; ****** START OF GF_FLAGS BIT DEFINITIONS (PHASE UNBALANCE) **********
                                        ;set when in Phase Unbal. pick up (P.U. flags) ;indicates PUP taken into acct for I^2 values
               EQUAL $01
PUPU_BIT
DOUBLE 12 BIT
USE XS BIT
                  EQUAL $08
                                         ; for current conversion routine indicates GF c
                 EQUAL $10
TURN ON DESENSE EQUAL $20
GF PU BIT EQUAL $40
SUPER_DESENSE EQUAL $80
                                          ;bit set to indicate to turn desense on
                                         ground fault pick up flag bit
SERIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING
                                          CURRENT LEVEL IS ABOVE PICK UP
                 EQUAL $01
EQUAL $02
 LT PU BIT
 LT PU90% BIT
FLC PU BIT
                                          CURRENT LEVEL IS ABOVE 90% OF PICKUP
                                          CURRENT LEVEL IS ABOVE PICK UP
CURRENT LEVEL IS ABOVE 90% OF PICKUP
                  EQUAL $01
 FLC_PU90% BIT
                  EQUAL $02
                                          ;bit set until LT/FLC accum. is set on power u
 SET ACCUM BIT
                  EQUAL $04
                                          ;LT ACCUM > ZERO
 LT GTZ BIT
FLC GTZ BIT
                  EQUAL $08
                                          ;FLC ACCUM > ZERO
                  EQUAL $08
 A PHASE CONV
B PHASE CONV
                                          ;flag to do A phase serial conversion
                   EQUAL $10
                 EQUAL $20
                                          ;flag to do A phase serial conversion
        c_phase_conv
 ST PU BIT EQUAL $01
LRC PU BIT EQUAL $01
                                          ; short time pick up flag bit
 LRC PU BIT EQUAL $01 ;locked rotor pick up flag bit DOUBLE ST 12 BIT EQUAL $02 ;double 1st I 2 calculation INST PU BIT EQUAL $10 ;inst. pickup flag bit
      PU BIT EQUAL $10 ;inst. pickup flag bit

R BIT EQUAL $20 ;instantaneous timer is active bit

OFF BIT EQUAL $40 ;bit set if ST installed & INST is off

END OF SC/LRC FLAGS BIT DEFINITIONS
 INST PU BIT
 I TIMR BIT
 INST_OFF_BIT
  :**** START OF INTERRUPT FLAGS BIT **************************
                                          ;BIT NUMBER FOR 1 MS ( IFLAGS )
 ONE MSBIT EQUAL $01
TRIPPING EQUAL $80
```

```
;BIT OF PORTA FOR TRIP
;BIT OF PORTA FOR FLASHING LED
                           EQUAL $80
TRIP BIT_O
LED BIT O EQUAL $08
SC RESTR BIT OUT EQUAL $10
SC RESTRAINT BIT IN EQUAL
GT DESTROSP BIT OUT
                                                                     ;INST/ST restraint output bit
                                                                    $04 :restraint input bit
$04 :PIN 2 PORT D ALSO MISO OF SPI
GF_DESENSE_BIT_OUT
GF_RES_OUT E
                                       EQUAL
                      EQUAL $20
                                                                    ground fault restraint output bit ground fault restraint input bit
GF RES IN EQUAL $02
GF REST ACTIVE EQUAL $40
TINACTIVE BIT EQUAL $80
                                                                   ;bit in serial comm for GF restraint status
                                                                   ;if set to one timer is not active ;hardware watchdog bit
                             EQUAL $40
                                                                 ;hardware watchdog bit
;this bit set in serial comm for motor code
;this bit set means we have 15 Volts for trip
;desense threshold (3xP) peak
;bit to charge memory capacitor
;bit to toggle for EEPROM serial clock (this &
;serial data bit for EEPROM (SDA need switched
;transmit reg empty bit in SCSR register
;maximum allowable switch position
;mask value for switches
$1C :rating plug value to get to prod. test
;software version # 1.3 Apr. 25, 1989
;hardware version # 1.0 Feb. 3, 1989
;maximum current value that can be sent (16383)
WATCHDOG BIT
MOTOR PROT_BIT
                          EQUAL $10
TRIP VOLTS OK
                              EQUAL $02
DESENSE THRESHOLD EQUAL $171
                       EQUAL $20
MEM CAP BIT
                              EQUAL $10
SCL
SDA
                              EQUAL $08
                          EQUAL (2*7)
TRANSMIT DONE
MAX_SW_POS
SWITCH_MASK
SWITCH MASK EQUAL $1E
PROD TEST DESIGNATOR EQUAL
SOFTWARE VERSION EQUAL $13
HARD VERSION
                             EQUAL $10
MAX_SERIAL_I
                              EQUAL $3FFF
                                                                    ;maximum current value that can be sent (16383
                           EQUAL $34
                                                                    ; VALUE TO SET A/D to low gain inputs
LOW GAIN
HIGH GAIN
DELAY 32MS
                                                                     ; VALUE TO SET A/D to high gain inputs
                             EQUAL $30
                                                                     ; value for 32mS delay in VT_CHECK routine ; value for 2mS delay in VT_CHECK routine
                             EQUAL $11DB
DELAY 2MS
                             EQUAL $11D
RAM DATA AREA
                                                                   *************************
```

SERIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING

\$0000

RMB

RMB

SC TRIP CNT

.ORIGIN

```
.ABSOLUTE
                                            ; POINTER TO START OF MEMORY CLEAR
                  RMB
START VARS
;;******** START OF MEMORY CLEAR WHEN G.F. MEMORY CAP IS NOT CHARGED*****
FLAGSS RMB 1 ;SYSTEM FLAG BITS
                                            GROUND FAULT I**2 ACCUMULATOR GROUND FAULT UNRESTRAINED TIMER
                  AMB 1
RMB 1
RMB 2
RMF
GF_ACCUM
GF_RESTRN_TIME
                                            ;TIMER # FOR 10 MS GF RESTRAINT HOLD
GF REIN TIME
GF LONG TIME
                                            GF 5 SECOND RETENTION TIMER
                         0
                                            ;QUE TIMER # FOR GF RESTRAINT DELAYS
ABOVE GF_VARS RMB 0 ;start of memory clear when G.F. me
                                            ; start of memory clear when G.F. mem high
                   RMB
                                            ;31 character sci transmit buffer
SERIAL BUF
:: THE FOLLOWING 31 BYTE DEFINITIONS REPRESENT THE TRANSMIT BUFFER
                                          BYTE 00 PICK_UP/TRIP INDICATOR
TRIP STATUS BYTE RMB 1
                                            PHASE A CURRENT
                  RMB 2
RMB 1
                   RMB
A_PHASE_RMS
                                            PHASE B CURRENT
B_PHASE_RMS
                                            OVERLOAD PU / SC RESTR. IN
OVPU SCRIN
                                            PHASE C CURRENT
                   RMB
                         2
C_PHASE_RMS
                                            GROUND FAULT CURRENT
                         2
GF_CURRENT
                   RMB
                                            S.C. & P.U. & G.F. PICKUPS REPLACES GF PU PU G
MAXIMUM PHASE CURRENT
MAXIMUM PHASE IDENTIFIER
SC PU GF PU
                   RMB
                         1
MAX PHASE I
MAX IDENT
                          2
                   RMB
                 RMB
                         1
                                            SENSOR BREAKER ID
SENSR TU ID
                   RMB
                          1
                                            RATING PLUG/OPTIONS
RP OPTIONS
                   RMB
LT_SWITCHES
ST_SWITCHES
                   RMB
                                            LONG TIME SWITCHES
                                             SHORT TIME SWITCHES
                   RMB
IN_PU_SWITCHES
                                            INST/PU SWITCHES
                   RMB
                                             GF SWITCHES
                   RMB
GF_SWITCHES
PU_TRIP_CNT
LT_TRIP_CNT
                   RMB
                                             # OF PHASE UNBAL TRIPS
                                             OF LT TRIPS
OF ST TRIPS
```

```
30
                      29
GF_TRIP_CNT
                                          # OF GND FAULT TRIPS
                  RMB
                        1
LAST MAX I
SOFT TRIP CNT
                                           PEAK CURRENT OF PHASE CAUSING TRIP
                  RMB.
                                           # OF SOFTWARE FAILURE TRIPS
                  RMB
A_PHASE_TRIP_I
                                           PHASE A CURRENT & LAST TRIP
                  RMR
                                           PHASE B CURRENT
                                                            @ LAST TRIP
B PHASE TRIP I
                  RMB
                                                                           В
                                           CAUSE OF LAST TRIP
TRIP_CAUSE
                  RMB
C PHASE TRIP I
GF TRIP CURRENT
                                           PHASE C CURRENT @ LAST TRIP
                  RMB
                  RMB
                                           GROUND FAULT CURRENT @ LAST TRIP
LT MEM RATIO
                                           LONG TIME MEMORY RATIO (0-100%)
                  RMB
PHASEA_UNBAL
                                           BYTE 28 PHASE A & UNBALENCE
                  RMB
                                           BYTE 29 PHASE B & UNBALENCE
BYTE 30 PHASE C & UNBALENCE
PHASEB_UNBAL
PHASEC_UNBAL
                                                                           В
                  RMR
                  RMB
                        1
                                                                           В
                                           SOFTWARE VERSION
SOFT VERS
                  RMB
                                           BREAKER ADDRESS TO MAKE UPWARD COMPATIBLE
ADDRESS
                  RMB
                                           CHECKSUM BYTE
CHECK SUM
                  RMB
SERIAL BUF END
                         ٥
                                           : POINTER TO END OF DISPLAY BUFFER
                  RMB
::**** MILLISECOND TIMERS STORED IN THIS AREA
                                           :2 mS short time timer
T_2MS_ST
                  RMB
T 2MS GF
                  RMB
                                           ;2 mS ground fault timer
                  RMB
                                           ;7 MS TIMER
T 07MS
                        1
SERIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING
                                          ;11 MS TIMER
;12 MS TIMER
T_11MS
                  RMB
                        1
T 12MS
T 13MS
                  RMB
                        1
                                          ;13 MS TIMER
                  RMB
                        1
T_PHASEA RMS
                                          ;TIMER FOR PHASE A SQUARE ROOT
                        1
                  RMB
                                          TIMER FOR PHASE B SQUARE ROOT TIMER FOR PHASE C SQUARE ROOT
T_PHASEB_RMS
                  RMB
                  RMB
T_PHASEC_RMS
                                          ;64 MS TIMER
                  RMB
T 64MS
                  RMB
                                          ;250 MS TIMER
T_250MS
                                          ;1 SEC TIMER
                  RMB
T 1000MS
: ***** END OF MILLISECOND TIMERS
                                          :peak storage for phase unbalance
                  RMB
PEAK_FOR_PU
                                          ;peak of all phases for ST ;table position for STPU (11mS)
                  RMB
ST PEAK
ST_TABLE_POS
                  RMB
                  RMB
                                           ; max current to transmit.
GF_PEAK
                                         ;table pos for GF PU (13mS)
GF TABLE POS
                         2
                  RMB
                                           ;peak storage pass location
;peak storage pass location
;peak storage pass location
                         1
LAST APHASE
                  RMB
LAST_BPHASE
                  RMR
                         ٦
LAST CPHASE
                  RMB
                         1
                                          storage for phase pickup to storage for phase pickup
                         2
                  RMB
A PHASEX6
B PHASEX6
                   RMB
C PHASEX6
                                          :;storage for phase pickup
                   RMB
;A phase low gain A/D
                  RMB
                         1
L_PHASEA
                                           ;B phase low gain A/D ;C phase low gain A/D
                   RMB
L_PHASEB
                   RMB
                         1
L PHASEC
                           5
                         2
                                           ; channel one atod multiplexor
                   RMB
MEM RATIO
                                           ;A phase high gain A/D;B phase high gain A/D
                   RMB
HI PHASEA
HI_PHASEB
                   RMB
                         1
                   RMB
                         1
                                           ;C phase high gain A/D
HI PHASEC
                   RMB
                         1
                                           ;GF for trip routine usage
NEW GF
RMB
                                           ;Start of the current working A/D vals
CUR ATOD PTR
                                           :This area contains the current
                   RMB
                         2
CUR PHASEA
                         2
                                           ;A/D values that are used for
CUR PHASEB
                   RMB
                                           ;all calculations.
                         2
CUR PHASEC
                   RMB
                   RMB
CUR GF
; POINTER TO ALL 3 SQ ROOTS
                   RMB
                         0
PHAS_SQRTS
                   RMB
                                            ; SQRT PHAS A
                                                                              C
PHASA_SQRT
                                           ; SQRT PHAS B
                                                                              С
PHASE SORT
PHASC SORT
                   RMB
                                            :SORT PHAS C
                   RMB
                                            POINTER TO END OF SO ROOTS
                         0
```

END SORTS

RMR

```
:: **** MOTOR PROTECTION FUNCTION VARIABLE STORAGE
                                         ;.5% phase unbalance
;.5% phase unbalance
                  RMB
                        1
PU APH
                  RMB
                        1
PUBPH
                                         :.5% phase unbalance
                  RMB
PU_CPH
Square D Company - ADE Group - Jerry Baack - Leon Durivage
                                                                        Date:8/16/89
SERIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING
                                       ;I' storage for LRC pick up check
;I' storage for LRC pick up check
;I' storage for LRC pick up check
LRC_APHASE
                 RMB
                 RMB
LRC_CPHASE
INBAL_PEAK
THREE_PHASE_SUM
PEAK_SORT
                 RMB
                                         ; peak phase unbalance,
                                        ; SUM OF ADDING PHASE A, B, C
                 RMB
                                         ; PEAK SQ ROOT FOR LAST 64 MS
                 RMB
                                         ; PEAK OF MODIFIED SQRT FOR MOTOR CODE
                       2
                 RMB
PEAK FLC
                                         ; peak of modified FLC
                 RMB
LRC_PEAK
                                         ; pointer to modifier for I' (LRC code )
LRC MOD POINTER RMB 2 ;PG
                       2
;;***** START OF SQUARE ROOT CALCULATION USE AREA *****
                                         ; HIGH WORD OF 2 WORD MEAN
                 RMB
RMS MEAN
                                         ; LOW BYTE OF 2 WORD MEAN
RMS MEAN LW
                 RMB
                        2
                  RMB
RMS SQROOT
                                         ;location for remainder storage
                 RMB
                        2
REMAINDER
TEMP RMB 2 ;16 BIT WORK AREA ;!!!!! TEMP IS NOT CONFINED TO RMS CALCULATION USE ONLY !!!!!!!
            ;A phase -HIGHEST OF TWO WORDS
                                         ; LOW BYTE OF LOW WORD; B phase
RMS_SUMSQH_1 RMB
RMS_SUMSQ_I
                  RMB
RMS_SUMSOH_2
RMS_SUMSO_2
                                                                           x
                  RMB
                                                                           x
                        2
                  RMB
                                                                           X
                                          ;C phase
RMS_SUMSQH_3
                  RMB
                        2
RMS_SUMSQ_3
                  RMB
         : ****** AND THE VALUE SFF FOR THE RESET CONDITION **********
  ;FLC pointer for flags
                  RMB
FLC FLAGS
                                          BITS USED FOR LT LOGIC
LT FLAGS
                  RMR
                                          ; pointer for FLC accumulator
                  RMB
                        n
FLC ACCUM
                                          :4 BYTE I**2 ACCUM FOR LONG TIME
LT ACCUM
                  RMB
                        4
                                          ;ST FIXED UNRESTRAINED DELAY AT 33 MS
 ST_FTIMER
                  RMB
                        1
                                          ;pointer for LRC accumulator
                  RMB
 LRC ACCUM
                                          ;SHORT TIME I**2 4 BYTE ACCUMULATOR MER ROU
                  RMB
                        4
 ST_ACCUM
                                          :short time retention timer
   RETN_TIMER
                  RMB
                        1
                                          restrained ST delay timer
 ST 12 OUT TIMER
SC RESTRN_TIMER
                  RMB
                                          ; short circuit restraint timer
                  RMB
                                          ;high bits used for locked rotor logic;HIGH BITS USED FOR SHORT TIME LOGIC
                  RMB
                         0
 LRC FLAGS
                  RMB
                        0
 ST FLAGS
                                          ; LOW BITS USED FOR INSTANTANEOUS LOGIC
 INST_FLAGS
                   RMB
                        1
                                          ;storage for INST switch position
 INST_SWITCH
INST_TABLE_VAL
INST_RESET_TIMER
INST_TIMER
INST_CNTR_4
                   RMB
                         1
                                          ; storage for table pointer
                   RMB
                                          resets the inst timer to 100mS
                  RMB
                                          ;100 MS INSTANTANEOUS TIMER
                   RMB
                                          ; INST COUNTER FOR 4 PU'S IN A ROW
                   RMB
                                          HIGH BITS FOR PHASE UNBALANCE LOGIC
                         0
                   RMB
 PU FLAGS
                                           :LOW BITS FOR GROUND FAULT LOGIC
 GF FLAGS
                   RMB
                         1
                                           ; HOLDS ANSWER FOR MULT_16X16
                   RMB
 RESULT
                                           ;buffer space
 RES_BUF
 : SERIAL COMMUNICATIONS HOUSEKEEPING VARIABLES ARE HERE
```

Square D Company - ADE Group - Jerry Baack - Leon Durivage SERIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING Date:8/16/89

```
PACKET PTR RMB 1 ;pointer for current packet being transmitted BYTE PTR RMB 1 ;POINTER TO NEXT DISP CHAR
```

```
. LDAA #$30
STAA BAUD,X
                                    ;set for 9600 baud
               IDAA #$50
                                    ;set for 9 data bits, 1 start & 1 stop bit
                STAA SCCR1,X
                LDAA
                     #$08
                                    ; enable transmit mode on the sci
                STAA SCCR2,X
                                     ;sets SPI for master, idle high, data true on ; 125KHz & set up SPI but don't turn it on
                LDAA
                     #51E
                STAA SPCR, X
                                     ; clear to shut off
               LDAA #00
;****** shut down portA outputs for successful output compares ********
;output compare 2-5 are not used
               STAA TCTL1,X
;******* shut down input captures for TIC1 thru TIC4 ***********
```

```
5,089,928
                                                                                36
                        35
                                               ; disable input capture
                    STAA TCTL2, X
                           $$80
                    LDAA
                                               ;allow only timer 1 output compare interrupts
                    STAA TMSK1,X
                                               ; read the interrupt flag register
                    LDAA TFLG1,X
STAA TFLG1,X
                                               ; and store to clear any pending timer interrup
                   *** mask off all TFLAG2 interrupts *********
                                               ;mask off all TFLG2 interrupts
                    CLR TMSK2,X
                                               ;turn off unwanted interrupts
                    CLR
                           TFLG2,X
                    LDAA #$80
                                               ;PortA bit 7 is set for output, pulse accum. o
                    STAA PACTL, X
                                               ; set stack at end of RAM
                    LDS
                           #RAM_END
:: SET UP THE ATOD FOR LOW GAIN CHANNEL ZERO
:: SET A/D TO 30 HEX HIGH GAIN & GROUND FAULT
:: SET A/D TO 34 HEX FOR LOW GAIN & MEMORY DELAY CAP
                                               :start a conversion for 1st reading w/MEM DELA
                    BSET ADCTL, X, $34
: CHECK FOR PRODUCTION TEST DESIGNATOR HERE - RATING PLUG DESIGNATOR = 0EH
                                               ;get RP value
                     LDAA RATING_PLUG
                                                ;mask RP designator bits
                     ANDA
                            #$1E
                           *PROD TEST DESIGNATOR ; compare to prod test value CONTINUE INIT ; ACCA =! 1C=(2*0E)
PRODUCTION TEST ; go run production tests
                     CMPA.
                     BNE
                     JMP
CONTINUE_INIT
:THIS CHECKS TO SEE IF GF MEMORY RETENTION IS STILL LIVE
: If this point is reached from a softdog error, or GF is off - all
                     memory is cleared
                     If GF memory is still active REBUILD GF flag is set
                     GF timers are put to sleep & any active pick ups are cleared
                     LDAA SOFT_DOG_CNTR
                                               ;get soft dog error counter
                                                 ; if not SFF this is a softdog reset so clear a
                            CLR ALL MEM
                     BPL
                                                 ;read the GF pick up switch
                     LDAA GFPUSW
                     ANDA #SWITCH MASK
                                                 ;mask it
                      CMPA MAX SW POS
                                                 ; maximum on position = 8
                            CLR ALL MEM
                                                 :GF is off so don't set memory flag
                      BHI
                                                 ; read portA inputs
                      LDAA PORTA, X
 Square D Company - ADE Group - Jerry Baack - Leon Durivage
                                                                                     Date:8/16/89
 SERIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING
                                                 ; check for GF memory cap
                      ANDA #$01
                     CLR FIAGS$ ; clr FIAGS$ so only rebuild bit is set
BSET FIAGS$, REBUILD_GF ; SET BIT TO rebuild GF accum
BSET GF_LONG_TIME, T INACTIVE RIT
                                                 ; if bit is set clear all memory
                      BSET GF LONG TIME, T INACTIVE BIT BCLR GF FLAGS, GF PU BIT ; tur
                                                        BIT ; put trip timer to sleep ; turn off any GF pick up
  **** GF MEMORY IS STILL ACTIVE SO ONLY CLEAR RAM ABOVE GF VARIABLES *****
                                                ;GF memory active so don't clear GF RAM
                      EQU
 WE'RE FIXED
                             #ABOVE_GF_VARS
                                                 ;don't clear GF variables
                      T.DX
                                                 :go clear memory
                      JMP
```

```
CLR_MEM
                 ******* NO ACTIVE GF MEMORY SO CLEAR ALL RAM LOCATIONS ********
CLR ALL MEM
                 EQU
                                         ;SET X TO POINT TO VARS TO CLEAR
                        START VARS
                 LDX
                                        CLEAR ALL VARIABLES IN RAM
                 EQU
CLR MEM
                  CLR
                       0,X
                                         ;STEP TO NEXT BYTE ;HAVE WE CLEARED ALL VARS?
                  INX
                        #END VARS
                  CPX
                                          ; NO, SO CONTINUE CLEARING
                        CLR MEM
                  BLO
; RAM IS CLEARED AT THIS POINT TO ENSURE CORRECT INITIAL CONDITIONS
LDAA #SOFTWARE_VERSION ;software version/revision level STAA SOFT_VERS ;save to transmit buffer location
                                          ; save to transmit buffer location
```

```
37
;;******* SET INST FUNCTION FOR 94 MSEC TO ALLOW FOR POWER UP ********; SET INST TO 20 MSEC IF SE/DS WITH INST INSTALLED OR 90 MSEC IF INST
                   NOT INSTALLED ( DISCRIMINATOR FUNCTION )
                                           ;100ms - 6mS for initialization time
                   LDAA #188
                         INST_TIMER
BRKR_TYPE
                   STAA
                                            ;set the timer for all except ds
                   LDAB
                                           ;read type of breaker
                   ANDB
                         #SWITCH_MASK
                                           ;mask off bit 4
                                            ;0 is undefined brkr so set for PE
                   BEQ
                         SET PE BIT
                   CMPB #SOC
                                            ; HEX C IS maximum legal defined breaker type
                                           ;brkr type is greater than OC default = PE
;OA = SE if SE or DS we need a discriminator
                         SET PE BIT
                   BHT
                   CMPB #$0A
                                          ;a discriminator isn't needed - don't do one
                         NOT_AN_SE_ERKR
                   BLO
:**** IF WE ARE HERE, WE HAVE A DS OF A SE BREAKER, TEST FOR INSTANEOUS ON ****
BRSET FLAGS$, NO_ST_BIT, SET_DS_AT_20 ; no ST so INST must be on
                   LDAB INPUSW
                                            ;ST is installed so read the INST PU switch
                         MAX SW POS
                                            :mask off unused bits
                   ANDB
                                            ; is INST in off position (8); no so set INST to 20 mSec.
                   CMPB
                         SET DS AT 20
                   BNE
                                          get 90 mSec value
                   LDAA
                                            ;set INST for 90 mSec to run discriminator
                   STAA INST_TIMER
                                            ;go turn on discriminator
                   JMP
                         START_DISCRIM
SET DS AT 20
                   EQU
                   LDAA
                         #40
                                            ;DS instantaneous timer=20ms
                         INST_TIMER
                                            ; store to INST timer
                   STAA
START_DISCRIM
                   EOU
                         INST_FLAGS, I_TIMR_BIT
                                                   ;set INST timer bit (start INST timer)
                   BSET
                         NO_EEPROM_ERASE : can't be PE or erase EEPROM
                   JMP
Square D Company - ADE Group - Jerry Baack - Leon Durivage
                                                                             Date:8/16/89
SERIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING
NOT_AN_SE_BRKR
                  EQU
            *****IF WE HAVE A PE THE BREAKER BIT IS SET HERE****************
CHECK_FOR_PE
                   EOU
                         ±08
                                            ;is it a pe breaker
                   CMPB.
                                            ;no - branch
                         CHECK_EE_ERASE
                   BNE
                                            ;if brkr type is undefined then set to PE ;set PE breaker bit
                   EQU
SET_PE_BIT
                        FLAGSS, PE_BRKR_BIT
                   ESET
                                            ; If PE breaker check is moved then a LDAB BRKR
                                            ; must be added to the CHECK_EE_ERASE routine.
CHECK_EE_ERASE
                   EOU
;;******* IF BREAKER TYPE CODE IS AN 1E THEN CLEAR THE EEPROM *******
                         #SWITCH MASK ;if breaker type = 1E erase all EEPROM
NO EEPROM ERASE ;type != 1E so don't erase EEPROM
                   CMPB #SWITCH MASK
                   BNE
                         EEPROM ERASE ; go erase the EEPROM & trip the breaker
                   JMP
NO_EEPROM_ERASE
                   EQU
                                            ;do breaker/sensor conversion for xmit routine
                         SENSOR BREAKR
                   JSR
;; The 3 timers are staggered at 16mSec. intervals to allow system time to
                   catch up with any exceptionally long RMS calculations
                   IDAA #48
STAA T_PHASEA_RMS
                                            ; begin A PHASE @ 48 mS to stagger RMS calc.
                                            ; store to A PHASE timer
                                            ;begin B PHASE @ 32 mS to stagger RMS calc.
                   LDAA #32
                                            ;store to B PHASE timer
                         T PHASEB RMS
                   STAA
                                            ; begin C PHASE @ 16 mS to stagger RMS calc.
                   LDAA #16
                                            ;store to C PHASE timer
                         T PHASEC RMS
                   STAA
                   LDAA
                          #1
                          T_2MS_ST
                                            ;set ST 2mS timer to 1 mS
                   STAA
                   EQU
READ MEMORY
 ;;****** IF OVERLOAD MEMORY CAP VOLTS IS > .3 VOLTS SET BIT SO OVERLOAD
   :get A/D into ACCB
                   LDAB $1034
                                          compare to 10 hex; if low bypass setting flag
                    CMPB #$10
                          SET_FAST_TIMERS
                    BLO
                         LT_FLAGS, SET_ACCUM_BIT ; set bit so Ovld Accum is calculated
                    BSET
```

```
SET FAST_TIMERS
;; SET SHORT TIME FAST TRIP TIMER TO (33MS - STARTUP TIME) = 27MS
                     EQU
;; SET GROUND FAULT FAST TRIP TIMER TO (33MS - STARTUP TIME) =18MS
;; RETENTION TIMERS ARE STARTED TO RESET THE FAST (UNRESTRAINED) GF & ST TIMERS
                                             ;load ST unrestrained timer value
                       IDAA # (33-6)
STAA ST_FTIMER
EOU $
                                                      ; save into unrestrained timer location
;; QUE THE SHORT TIME MEMORY RETENTION TIMER FOR 36 MS
;; RETENTION timer is loaded so that after 36mSec. the initialization time is added to any timers.
                       LDAA #0036
                                                    :36 ms timer
                                                     ; save it to retention timer
                       STAA ST_RETN_TIMER
                                                                                              Date:8/16/89
 Square D Company - ADE Group - Jerry Baack - Leon Durivage
SERIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING
                       LDD #SFFFF ;get reset value
STD ST 12 OUT TIMER ;set to reset
STAA SC RESTRN TIMER ;reset the restraint timer
                                                     ; read the delay switch
                        LDAB STDELSW
                        ANDB #MAX_SW_POS
                                                      ;mask off bits not wanted
                        OMPB #(2*3) ;maximum I^2 out position
BLS SET ST LONG TIME ;I^2 out so branch
BSET ST_FLAGS,DOUBLE ST_I2_BIT ;set flag to double first I^2 valu
DMP IS_GF_MEM_ACTIVE ;go do GF initialization
 SET_ST_LONG_TIME
                        EQU
                        #6 ; Subtract INIT time for ST
ST 12 OUT TIMER ; save to timer
ST 12 OUT TIMER, T INACTIVE BIT ; put time
                        SUBD
                              #6
                        STD
                                                                             ; put timer to sleep
 IS GF MEM_ACTIVE EQU
 :: QUEUE A 5 SECOND GF RETENTION TIMER IF G.F. MEMORY NOT ACTIVE
                        This section sets up Short Time to take into account the time to
                        initialize the trip unit when powering up into a fault. A reset timer is started to run normal times after 250 mSec.
                        BRCLR FLAGS$, REBUILD_GF, RESET_GF
                               RESET_INST
                                                     ;G.F. mem active so do INST
                        JMP
                        EQU
                                                   ;load GF unrestrained timer value
;set GF unrestrained timer
;reset GF after 1/4 second
 PESET GF
                         LDAA # (33-15)
                         STAA GF FTIMER
LDD #250
                                                     RESET RETENTION TIMER
GET RESET VALUE (NULL)
                                GF_RETN_TIME
                         STD
                         T.DD
                                                     ; save to timer
; RESET RESTRAINT TIMER
                                GF_LONG_TIME
GF_RESTRN_TIME
                         STD
                         STAA
                                GFDELSW
                                                      read the delay switch; mask off bits not wanted
                         LDAB
                                 #MAX_SW_POS
                         ANDB
                                #(2*3) ;maximum I^2 out position
SET GF_LONG_TIME :I^2 out so branch
GF_FLAGS,DOUBLE_I2_BIT ;set flag to double first I^2 value
                         CMPB
                         BLS
                         BSET
                                                      ;go do INST stuff
                         JMP
                                 RESET INST 8
                         EQU
  SET GF_LONG_TIME
                                                        GET START LOCATION OF FIXED DELAY TABLE
                         LDX
                                 #GF FIXED DEL
                                                        GF SWITCH ADDRESS
                                 #GFDELSW
                         LDY
                                                       ;MULT BY 8 FOR # OF ENTRIES PER ROW
BIT ;1 WORD BOUNDARY
;CALL INDEX ROUTINE
;LOAD TIMER VALUE FROM TABLE
                         LDAA
                                 #8
                                 FLAGSS, WRD ALIGN BIT
                         BSET
                                 SET_TBL_INDX
                         JSR
                         LDD
                                 0, X
                                                        ; subtract INIT time for GF
                          SUBD #15
                         STD GF LONG TIME ; save to timer
BSET GF_LONG_TIME, T_INACTIVE_BIT ; put timer to sleep
  ;; When the retention timers time out the ST & GF will be reset to norm values
```

```
RESET_INST EQU $
```

```
Square D Company - ADE Group - Jerry Baack - Leon Durivage
                                                                       Date:8/16/89
SERIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING
JSR GET INST TABLE ; read INST switches for interrupt use IDAA $100 ; set time before resetting inst timer STAA INST_RESET_TIMER ; set time to reset INST timer
                                        ; set time before resetting inst timer
;***** Historic data is read from the EEPROM before SPI is enabled *******
                 JSR RESET_EE
JSR ADDRESS_WEE
                                      ;do reset to finish out any bad data ;address the EEPROM for talking
                      READ_EE
                                        ; read the EEPROM into RAM
                 JSR
LDAA
                       #$5E
                                        ; this turns SPI on at 125kHz, and as master
                 STAA SPCR, X
                                        ;turn it on
                                       ;LOAD AND STORE TIMER INTERRUPTS
;TO CLEAR ALL INTERRUPTS
                 LDAA
                       TFLG1,X
                 STAA TFLG1,X
                                       ;get timer count; (1000 * .5usec) = 500usec interrupt
                 LDD
                       TCNT, X
                 ADDD #1000
                                        ;load back into output compare register 1
                 STD
                       TOC1,X
                 BSET TMSK1, X, $80
                                        ;allow output compare register 1 interrupt
                 CLI
                                        ; enable all interrupts
: ****** END OF ALL INITIALAZION FOR SERIES III *************************
; MAIN_FLOW:
                 IF (GROUND FAULT PICKUP)
                       GF RESTRAINT TIMER = 14 MS:
                 IF (SHORT CIRCUIT PICKUP)
                       ST RESTRAINT TIMER = 10 MS;
                  ł
; CHECK_FOR_ST:
                  IF(2MS_ST_TIMER => 2)
                        2MS ST TIMER = 2MS ST TIMER-2;
                       SET PHASEA PEAK();
                       IS_ST_INSTALLED:
                                         IF (SHORT TIME IS INSTALLED) GOTO
SHORT_TIME_TEST_PU;
                                         GOTO EXIT_SHORT_TIME;
                        SHORT TIME TEST PU:
                                         IF (PE BREAKER TYPE) INDEX=ADDRESS OF PE BREAKE
TABLE:
                                         INDEX=ADDRESS OF OTHER BREAKER TABLES;
                        IF (PEAK_PHASE >= ST_PU_TABLE) GOTO ST_PICK_UP;
Square D Company - ADE Group - Jerry Baack - Leon Durivage
                                                                       Date:8/16/89
SERIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING
                                         /* CLEAR PICK UP BIT */
                                         ST PU BIT=0;
                                         GOTO ST_OFF;
```

```
ST_PICK_UP:
                                             ST_PU_BIT=1;
                                             RESTRAINT OUTPUT = 1;
       /* TEST INPUT RESTRAINT FOR RESTRAINT DELAYS
                         IF (RESTRAINT INPUT = 1) GOTO SHORT_TIME;
                                             ST_FTIMER-=2;
                                                                /*DECREMENT TIMER BY 2 */
                                             IF(ST_FTIMER==0) GOTO ST_TRIP;
                         SHORT TIME:
                                             ST RETN_TIMER = 36:
                   IF (ST_SWICHES == I**2) GOTO EXIT_SHORT_TIME;
                   ST_FIXED_DELAY:
                         IF(ST_12_OUT_TIMER == RESET) GOTO SCHEDULE_TIMER;
                                             ELSE IF (ST 12 OUT TIMER - INACTIVE) RESTART
TIMER:
                                                    GOTO EXIT_SHORT_TIME;
                   SCHEDULT_TIMER:
                          ST_I2_OUT_TIMER = *(DELAY_TABLE + DELAY_SWITCH_POSITION)
                   EXIT_SHORT_TIME:
                   /* GROUND FAULT CODE IS EXECUTED HERE */
; CHECK_EVEN_MS:
                   IF (2MS_GF_TIMER => 2)
                          2MS_GF_TIMER = 2MS_GF_TIMER-2;
                          CHECK_FOR_GF();
; CHECK_07MS:
                    IF(T_07MS \Rightarrow 7)
                          T_07MS = T_07MS-7;
                          GET_INST_TABLE();
                          IF(KILL_SERIAL_BIT == 1)GOTO CHECK_LT_MEMORY;
                                              SERIAL();
                    CHECK_LT_MEMORY:
                          IF (SET ACCUM BIT = 0) GOTO CHECK GTZ BIT;
ADJUST LT VOLTS (&LT 97% RATIO);
                                              GOTO CHECK_11MS;
                    CHECK GTZ BIT:
                          IF (TT_GTZ_BIT == 0) GOTO CHECK_11MS;
                                              ADJUST_LT_VOLTS (&LT_RATIO_TABLE) :
Square D Company - ADE Group - Jerry Baack - Leon Durivage
                                                                                 Date:8/16/89
SERIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING
; CHECK 11MS:
                    IF (T_11MS TIMER < 11) GOTO CHECK_12MS;</pre>
                          T_11MS = T_11MS - 11;
                          IF (SERIAL POINTER - MAX PHASE CURRENT) GOTO TEST ST INSTALLED;
                          I_CONVERSION (*ST_PEAK);
;TEST_ST_INSTALLED:
                          IF (ST_PU_BIT == 0) GOTO CLEAR_ST_PEAK;
ELSE IF (SC_RESTRAINT_BIT_IN == 0) GOTO
CLEAR_ST_PEAK;
                                                     ELSE IF (MAX_SW_POS <= 6) GOTO CLEAR_ST_P
ELSE ST_TSQ_IN():
CLEAR ST_PEAK:
```

```
CHECK_ST_12MS();
; CHECK_12MS:
                       IF(T_12MS < 12) GOTO CHECK_13MS;</pre>
                                T_12MS = T_12MS - 12;
                                T_12MS = T_12MS - 12;

IF(LT_GTZ_BIT == 0) GOTO CHECK_13MS;

ELSE IF (LT_PU_BIT == 1) GOTO CHECK_13MS;

LT_DEC_ACCUM();
                        }
: CHECK_13MS:
                        IF (T_13MS < 13) GOTO CHECK_17MS;
                                T_13MS = T_13MS - 13;
                                RESET_COP();
                                IF (NO_GF_BIT == 0) GOTO CHECK_GF_ISQ
                                                        GF_CURRENT = 0;
                                                        GOTO CHECK_64MS;
                                }
; CHECK_GF_ISQ:
                                IF (SERIAL_POINTER != &GF_CURRENT) GOTO DO_GF_SERIAL_CONV;
                                                        GOTO TEST_FOR_GF_PU_BIT;
;DO_GF_SERIAL_CONV:
                                DO_GF_CONV();
USE_XS_BIT = 0;
; TEST_FOR_GF_PU_BIT:
                                IF (GF_PU_BIT == 0) GOTO CLEAR_GF_PEAK;
Square D Company - ADE Group - Jerry Baack - Leon Durivage
                                                                                                  Date:8/16/89
SERIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING
                                                        ELSE IF (GF_RES_IN == 1) GOTO CLEAR_GF_PEAK;
/* RESTRAINT LINE HAVE INVERTERS ON INPUTS */
                                                                ELSE IF (GF DELAY SWITCH <= 6) GOTO
CLEAR GF PEAK;
                                                                        ELSE GF_ISQ_IN();
                                }
 CLEAR GF PEAK:
                                CHECK_GF_13MS();
                         /* PHASE A 64 MS TIMER */
IF (T_PHASEA_RMS < 64) GOTO TEST_PHASEA_2MS;
 ; CHECK 64MS:
                                A_PHASE_CONV = 1;
T_PHASEA_RMS = __T_PHASE
AVG(RMS_SUMSQH_1);
PHASEA_SQRT = RMS_SQROOT;
GOTO TEST_64MS;
                                                        T_PHASEA_RMS - 64;
 :TEST_PHASEA_2MS:
                         IF (T_PHASEA_RMS < 8) GOTO TEST_PHASEB;
ELSE IF (A_PHASE_CONV — 0) GOTO TEST_PHASEB;
                                                         ELSE
                                                                 PHASE UNBALENCE (PHASA SORT);
IF (SERIAL POINTER — £A PHASE RMS) GOTO
 TEST_64MS
                                                                         ELSE
```

```
I_CONVERSION(PHASA_SQRT,A_PHASE_R
                                                                A_{PHASE\_CONV} = 0;
                                                                GOTO TEST_64MS:
; TEST_PHASEB:
                     IF(T_PHASEB_RMS < 64) GOTO TEST_PHASEB_2MS;</pre>
                            T PHASEE RMS = AVG (RMS_SUMSQH_2);
                            PHASEB_SORT = RMS_SOROOT;
                            GOTO TEST 64MS;
:TEST_PHASEB_2MS:
                     IF (T_PHASEB_RMS < 8) GOTO TEST_PHASEC:
ELSE IF (B_PHASE_CONV == 0) GOTO TEST_PHASEC;
                                                 ELSE
                                                        PHASE_UNBALENCE (PHASB_SQRT);
                                                         IF (SERIAL_POINTER - &B_PHASE_RMS) GOTO
TEST_64MS
                                                                ELSE
                                                                {
Square D Company - ADE Group - Jerry Baack - Leon Durivage
                                                                                      Date:8/16/89
SEFIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING
                                                               I_CONVERSION(PHASE_SORT,B_PHASE_R
B_PHASE_CONV = 0;
                                                                GOTO TEST_64MS:
:TEST_PHASEC:
                     IF (T_PHASEC_RMS < 64) GOTO TEST_PHASEC_2MS;
                            C_PHASE_CONV = 1;
T_PHASEC_RMS = T_PHASE
AVG(RMS_SUMSQH_3);
PHASEC_SORT = RMS_SQROOT;
                                                T_PHASEC_RMS - 64;
                            GOTO TEST 64MS;
:TEST_PHASEC_2MS:
                     if (T_PHASEC_RMS < 8) GOTO TEST_64MS;</pre>
                            ELSE IF (C PHASE CONV == 0) GOTO TEST_64MS;
                                                 ELSE
                                                         PHASE UNBALENCE (PHASC SQRT);
                                                         IF (SERIAL POINTER - &C_PHASE_RMS) GOTO
 TEST_64MS
                                                                ELSE
                                                                 I_CONVERSION(PHASC_SQRT,C_PHASE_R
                                                                 C_{PHASE}CONV = 0;
                                                  }
 :TEST 64MS:
                      ( IF (T_64MS < 64 ) GOTO CHECK_250MS;
                        ELSE
                               T_64MS = T_64MS - 64;
LT_SERIAL_BITS();
FIND_SQRT_PK();
                               LONG TIME ():
                      }
 ; CHECK_250MS:
```

```
IF (250 MS TIMER < 250) GOTO CHECK_1_SEC;
                    ELSE
                            T 250MS = T 250MS - 250;
                            T 1000MS++:
                            KILL SERIAL BIT = 0;
CHECK LED();
SET TYPE OF TRIP_UNIT();
GOTO CHECK_TIMR_Q;
Square D Company - ADE Group - Jerry Baack - Leon Durivage
                                                                               Date:8/16/89
SERIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING
; CHECK_1_SEC:
                    IF (T 1000MS < 4) GOTO CHECK_TIMR_Q;
                     ELSE
                            T 1000MS = T 1000MS - 4;
                            SENSOR BREAKR();
                            IF (SOFT_DOG_CNTR = RESET) GOTO CHECK_TIMR_Q;
                                            ELSE DEC_SOFT_DOG();
                          }
                   }
; CHECK TIME Q:
                    CHECK ALL TIMERS();
GOTO MAIN_FLOW;
                                ;;;;;;;;;; END OF
MAIN FLOW
                   EQU
BRSET GF FLAGS, GF PU BIT, CHK GF RESTRAINT : if set go check for restraint purp do scruchk ; NO SHORT CIRCUIT PICK UP check odd/even mSec
                         DO_SCPU_CHK
CHK GF RESTRAINT EQU $ ;; IF WE GET HERE WE HAVE A GF PICK UP, SO ADJUST THE RESTRAINT HOLD TIMER
                   EQU
                    LDAA #11
                    STAA GF_RESTRN_TIME
                                            ;start/restart a SC restraint timer
DO_SCPU CHK
                   EQU
;; IF INST. OR ST PU FLAGS ARE SET, RESET THE RESTRAINT HOLD TIMER BRSET INST_FLAGS, INST_PU_BIT, CHK_RESTRAINT
                                                                       ;if set go check for
restraint
                    BRSET ST FLAGS, ST PU_BIT, CHK_RESTRAINT ; if set go check for restraint ; mo Short CIRCUIT PICK UP check odd/even mSec
                                                                 ;if set go check for restrai
                          CHECK_FOR_ST
CHK RESTRAINT
                    EQU
;; IF WE GET HERE WE HAVE A SC PICK UP, SO ADJUST THE RESTRAINT HOLD TIMER
                    LDAA #10
                    STAA SC_RESTRN_TIMER
                                              ;start/restart a SC restraint timer
:: CODE HERE CHECKS 2MS TIMER FOR ST
:: IF TIMER => 2 DO SHORT TIME CODE
                    EQU
CHECK FOR ST
                    LDAA T_2MS_ST
                                              :get 2 mS short time timer
                    CMPA
                         #2
                                              ; check for expired ST timer
                          DO PEAK COMM
                                              ; if ST timer is greater run ST
                    BHS
                           CHK EVEN MS
                                              ;else do GF routines
                    JMP
DO PEAK_COMM
                    EQU
                          #2
                                              ;subtract 2 from timer to reset
                    SUBA
                          T 2MS ST
                                              ;save timer again
                    STAA
                                              ;do peak routines for ST & Communicatn
                          SET_PHASEA_PEAK
IS_ST INSTALLED
                    EQU
:: DO WE HAVE SHORT TIME INSTALLED IN TRIP SYSTEM
                    BRCLR FLAGSS, NO ST BIT, SHORT TIME TEST PU ; IF BIT CLEAR CHECK FOR P.U.
```

Date:8/16/89

Date:8/16/89

52

```
Square D Company - ADE Group - Jerry Baack - Leon Durivage
```

SERIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING

```
; INSERT CHECK FOR SC PHASE BITS HERE IN CASE OF NO ST
```

```
JMP EXIT_SHORT_TIME ; NO_ST_BIT SET - SO DON'T DO SHORT TIME
```

```
;; SHORT ROUTINE TO TEST FOR SHORT TIPE TION OF DESCRIPTION OF
```

```
EQU
SHORT_TIME_TEST_PU
:: TEST SHORT TIME FOR PE BREAKER OR ALL OTHERS
                    SENSOR
                                               ;get sensor size
                    LDAB
                    ANDB
                           #SWITCH MASK
                                              ;mask off unused bits
                           $$1A ;1A = max sensor size
CHECK FOR PE2000 ;if less check for PE
                    CMPB
                    BT.S
                                            ;load with max sensor
                    TDAR
                          #$1A
CHECK FOR PE2000
                    EQU
                                               ;compare to 2000A sensor
;if < 2000A sensor use normal PE</pre>
                           #$12
                    CMPB
                           READ_ST_SW
#ST_2000A_PE
                    BLO
                                              ;load 2000A table
                    LDX
                                               compare to 2000A sensor
if = 2000A we have correct table
                          #$1<del>2</del>
                    CMPB
                           READ_ST SW
                    BEQ
                           #ST_2500A_PE
                                               ;sensor = 2500A load correct table
                    LDX
                    EQU
READ_ST_SW
                                               ;load accb with ST switch ;mask off bit \mathbf{0}
                          STPUSW
                    LDAB
                          MAX SW POS
                    ANDB
                    ABX
```

ANDB #MAX_SW_POS ;mask off bit 0

ABX ;add sw offset to x reg (table position)

STX ST_TABLE POS ;save for use in 1lmS routine

LDD 0,X ;get latest table value

CPD ST_PEAK ;compare to ST peak

BLO ST_PICK_UP ;peak => table - we have a pick-up

;; IF WE GET HERE WE DO NOT HAVE A SHORT TIME PICK UP

JMP ST_OFF ;CHECK FOR ACTIVE TIMER THEN LEAVE ST ROUTINE

```
;; WE DO HAVE A SHORT TIME PICK UP WHEN WE REACH HERE
```

: restraint is turned on here to allow for slew rate in self restrained brkrs
BSET ST_FLAGS, ST_PU_BIT ;SET_ST_PICK_UP_FLAG_BIT

:: START/RESET THE ST MEMORY RETENTION TIMER

delays

LDAA #36 ;retention time is 36 mSec. STAA ST_RETN_TIMER ;start/reset timer

TEST RESTRAINT EQU \$
;; NOW TEST FOR A RESTRAINT INPUT TO BYPASS THE ST FAST TIMER
BRCLR PORTA,Y,SC_RESTRAINT_BIT_IN,RESTRN_DELAY ;do we have restrained

DEC ST_FTIMER ; no restraint use fast timer
DEC ST_FTIMER
BGT EXIT_ST ; timer has not expired
JMP ST TRIP ; timer has expired, so trip

EXIT_ST EQU \$ GO LEAVE ST ROUTINE GO LEAVE ST ROUTINE

Square D Company - ADE Group - Jerry Baack - Leon Durivage

SERIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING

RESTRN DELAY

EQU \$

IDAB STDELSW ; READ ST DELAY SWITCH

ANDB #MAX SW POS ; MASK ZERO BIT

CMPB #06 ; IF SW > 6,1**2 IN

BHI EXIT SHORT TIME ; SW SET FOR I**2 IN WAIT FOR 11mS ROUTINE

;; SHORT TIME SWITCH IS SET FOR FIXED DELAY

ST FIX DELAY EQU \$

```
5,089,928
                      53
                                                                        54
                  תם.ד
                        ST_I2_OUT_TIMER :get I squared out timer
                  CPD
                        #SFFFF
                                          ; compare to null value
                        SCHED_TIMER
                                          ;no timer so start one
                  BCLR ST 12 OUT TIMER, T_INACTIVE_BIT
                                                          :timer may be asleep - wake
                       EXIT SHORT TIME ; we have an active timer so leave
                  EQU
SCHED TIMER
                                        ;X=ST FIXED DELAY TABLE START

.;ST DELAY SW ADDRESS
                  LDX
                        #ST FIXED DEL
                  LDY
                        #STDELSW
                  LDAA #8
                                          ;MULT BY 8
                                      IGN BIT ;1 WORD BOUNDARY REQUEST ;CALL TABLE CREATE SUBROUTINE
                       FLAGSS, WRD_ALIGN_BIT
                  BSET
                        SET_TBL_INDX
                  JSR
                                          GET TIMER VALUE FROM TABLE
                        0.X
                  T.DX
                        ST 12 OUT TIMER ; start a 1^2 OUT timer EXIT_SHORT_TIME ; CONTINUE IN MAIN FLOW
                  STX
                  JMP
ST_OFF
                  EQU
;;CHECK TIMER INACTIVE BIT FOR ANY FIXED DELAY TIMERS THAT ARE RUNNING & PUT THEM TO SLE
BRSET ST_FLAGS,ST_PU_BIT,EXIT_SHORT_TIME ;if have old PU don't clr
BSET ST_I2_OUT_TIMER,T_INACTIVE_BIT ;put any active timers to sl
                  EQU
EXIT_SHORT_TIME
;; THIS CODE IS EXECUTED EVERY TWO MILLISECONDS , WHEN THE GROUND FAULT
;; 2msec TIMER COMES DUE
:; ALL GROUND FAULT PICKUP CODE IS EXECUTED HERE
:; TEST TO SEE IF GROUND FAULT IS INSTALALLED
CHK EVEN MS
                  EQU
                  LDAA T 2MS GF
                                         get 2 mS ground fault timer
                  CMPA #2
                                          ;has 2 ms passed
                        CHECK_07MS
                                           ;2 mS hasn't passed - leave
                  BLO
                  SUBA #2
STAA T_2MS_GF
                                           ;reset timer
                                           ;save timer
                       CHECK FOR GF
                                          ;time up do GF check
                  JSR
   **********
;; TEST FOR ANY FIXED MS TIMERS
CHECK 07MS
                  EQU
LDAA T_07MS
CMPA #07
                                          GET 17 MS TIMER
                                           ; HAS IT EXPIRED YET
                        CHECK 11MS
                                           ;TIMER HAS NOT EXPIRED
                  BLO
                  THE FOLLOWING CALLS ARE DONE EVERY 7MS *********
                  SUBA #7
STAA T_07MS
                                          :reset timer
                                          ;ALL CALLS DONE CLEAR 7 MS TIMER
                   JSR
                        GET_INST_TABLE ; read INST switches for interrupt use
Square D Company - ADE Group - Jerry Baack - Leon Durivage
                                                                          Date: 8/16/89
SERIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING
;if serial isn't valid check LT memory
                  BRSET FLAGSS, KILL SERIAL BIT, CHECK LT MEMORY
                                          PUT A CHAR TO DISP EVERY 12 MS
                  JSR
                        SERIAL
CHECK LT_MEMORY
                  EQU
                  BRCLR LT FLAGS, SET ACCUM BIT, CHECK GTZ BIT LDX $LT 97% RATIO
                  JMP
                       DO FIRST PASS
 if bit set on first pass make sure we calculate a LT accumulator
                  EQU
CHECK GTZ BIT
                  BRCLR LT_FLAGS, LT_GTZ_BIT, CHECK_11MS
                                                            ;if LTA = 0 check 64mS timer
                  LDX #LT_RATIO_TABLE
DO FIRST PASS
                  EQU
                        ADJUST LT VOLTS ; ADJUST MEMORY DELAY CAP VOLTAGE
                  JSR
; Maximum current for communications, Short Time I^2 in is run, and ST Peak ; Detectors are cleared on this time base.
```

;G.T 11 MS TIMER ;HAS IT EXPIRED YET?

; NO IT HAS NOT EXPIRED YET

EQU \$
LDAA T_11MS
CMPA #11

BLO CHECK 12MS

CHECK_11MS

```
;;******* THE FOLLOWING CALLS ARE DONE EVERY 11 MS **********
                    SUEA
                          #11
                                              reset timer;
                          T_11MS
SERIAL_POINTER
                                              ;store reset timer
                    STAA
                          SERIAL POINTER ;get location of byte last sent
MAX PHASE I ;is ti the first half of max current
DO MAX SERIAL CONV ;if not OK to do serial conversion
                    LDX
                    CPX
                    BNE
                          TEST_ST_INSTALLED ; GO CHECK FOR 64 mS
                    JMP
                                              S
DO_MAX_SERIAL_CONV
                           EOU
                                              ; storage location for max phase current
                           LDX
                    LDY
                    JSR
TEST ST INSTALLED EQU
BRCLR ST FLAGS, ST PU BIT, CLEAR ST PEAK
;; IF SHORT CKT RESTRAINT IN BIT IS SET WE DON'T HAVE A RESTRAINED DELAY
                         #REGSTART
                                               ;get start of registers
                    LDX
                    BRSET PORTA, X, SC_RESTRAINT_BIT_IN, CLEAR_ST_PEAK
                                          ; READ ST DELAY SWITCH
                    LDAB STDELSW
                                               ; MASK OFF BIT 0
                    ANDB
                           #MAX_SW_POS
                                               ;if sw > 6 i**2 in
                    CMPB
                          #06
                                                ; POSITIONS 0-3 ARE I^2 OUT FIXED TIMERS
                           CLEAR_ST_PEAK
                    BLS
                                                ;GO DO I^2 IN ST DELAY ROUTINE
                     JSR
                           ST_ISQ_IN
                    EQU
CLEAR ST PEAK
                           CHECK ST 12MS
                                                CLR ST PEAK & STPU AS NEEDED
                    JSR
;;****** END OF 11 MS OPERATIONS ***********
:: Serial communications and Long Time Accumulator decrement are run on this
                           time base.
CHECK 12MS
                    · EQU
                     LDAA T 12MS
CMPA #12
                                                GET 12 MS TIMER
                                               ; HAS IT EXPIRED YET?
                           CHECK_13MS
                                                ; NO IT HAS NOT EXPIRED
                     RIΩ
                     THE FOLLOWING CALLS ARE DONE EVERY 12 MS ********
                                              reset the timer:
                     SUBA #12
STAA T_12MS
                                                ; save reset timer
Square D Company - ADE Group - Jerry Baack - Leon Durivage
                                                                                   Date:8/16/89
SEPIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING
THECK LT ACCUM EQU $
:: IF LT ACCUM GT ZERO BIT IS NOT SET, DON'T CALL LT DEC ACCUM

BRCIR LT FLAGS, LT GTZ BIT, CHECK 13MS ; if LTA = 0 check 13mS

BRSET LT FLAGS, LT PU BIT, CHECK 13MS ; if LTPU set don't decrement

JSR LT DEC ACCUM ; DEC LT ACCUM IF BELOW PICKUP
                                                                   ;if LTA = 0 check 13mS timer
 :: ************ END OF THE 12 MS CALLS **********************
 : CCP ( computer operating propperly) reset, Ground Fault comm., GF I^2 in routine, and GF Peak Detector clear are run on this time base.
 CHECK_13MS
                     EQU
                     IDAA T 13MS
CMPA #13
                                                ;GET 13 mS TIMER VALUE
                                                ; IS IT TIME FOR 13 ms ROUTINES
                                                :NO IT HAS NOT EXPIRED
                           CHECK 64MS
                     BLO
    ******** THE FOLLOWING CALLS ARE DONE EVERY 13 MS ***********
                                            :reset the timer
                     SUBA #13
STAA T_13MS
JSR RESET_COP
                                                ; save the reset timer
 :: IF GROUND FAULT IS INSTALLED, go check if need to run I square GF routines

BRCLR FLAGSS, NO GF BIT, CHECK GF_ISQ

CLR GF_CURRENT ; ground fault not installed so
                           GF_CURRENT
GF_CURRENT+1
                                                ; clear any current values
                      CLR
 JMP CHECK 64MS ; don't do GF o
                                                 ;don't do GF code - GF not installed
 CHECK_GF_ISQ
                     EQU
                                                ;get location of byte last sent
                            SERIAL POINTER
                           #GF_CURRENT ;did we send half of GF current
DO GF_SERIAL CONV; if not OK to do serial conversion
TEST_FOR_GF_PU_BIT ;GO CHECK FOR GF_PICK_UP
                      LDX
                      CPX
                      BNE
                      JMP
 DO_GF_SERIAL_CONV EQU
                            DO_GF_CONV
                                                 ;go do ground fault conversions for xmit
                      JSR
                      BCLR GF FLAGS, USE XS BIT EQU $
                                                       :clear for correct conversions
 TEST_FOR_GF_PU_BIT
                      BRCLR GF FLAGS, GF PU BIT, CLEAR GF PEAK
                                                                   :no GFPU so branch
```

```
∳REGSTART - -
                       ; READ GF DELAY SWITCH
; MASK OFF BIT 0
                       LDAB GFDELSW
                       ANDB
                               #MAX_SW_POS
                                                              ; CHECK FOR 1^2 IN DELAYS
                               #06
                        CMPB
                                                              ;SWITCH <=6 DON'T DO GF I**2 IN
                               CLEAR GF PEAK
                       BLS
                                                              ; CALL GF I**2 DELAY ROUTINE
                       JSR
                               GF_ISO_IN
                        EQU
CLEAR_GF_PEAK
                               CHECK GF 13MS
                                                              ; GO CHECK IF NEED TO CLR GFPU
                        JSR
; Four 64 mSec timers are run here. One timer for each phase, and one for
; Long Time pick up check routines. After each phase calculates its RMS value
; a flag is set to do serial comm conversion, and phase unbalance.
                       EQU
CHECK 64MS
                                                       :GET CURRENT A PHASE TIMER VALUE
                        LDAA T_PHASEA_RMS
TEST_PHASEA
                        EQU
                                                       ;HAS PHASE A MS TIMER EXPIRED YET?
;GO SEE IF 2 MS HAVE EXPIRED SINCE A PHASE RMS
                        CMPA #64
                                TEST_PHASEA_2MS
                        BLO
                        SUBA #64
                                                       ;reset the timer
                        STAA T_PHASEA RMS
                                                       ; save the reset timer
Square D Company - ADE Group - Jerry Baack - Leon Durivage
                                                                                              Date:8/16/89
SERIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING
                       BSET LT FLAGS, A PHASE CONV ; do conv so set FLAG
                               #RMS_SUMSQH_1 ;location of the SUM ^2 FOR CHAN 1 ATOD
                       LDX
                                                      ; AVERAGE I**2 VALUE CHAN 1
                       JSR
                               AVG
                              RMS_SOROOT
PHASA_SORT
TEST_64MS
                                                      ; SQ ROOT FROM AVG ROUTINE
                       LDD
                                                      ; LAST 64 MS SQ ROOT OF CURRENT FOR CHAN 1 ; CONTINUE MAIN EXEC LOOP
                       STD
TEST_PHASEA 2MS EQU $ ;CONTINUE MAIN EXEC LOOP

TEST_PHASEA 2MS EQU $ ;HAS 2 MS EXPIRED YET?

CMPA $8 ;HAS PHASE A MS TIMER EXPIRED YET?

BLO TEST_PHASEB ;GO SEE IF TIME TO DO PHASE B RMS

BRCLR LT FLAGS,A PHASE CONV.TEST PHASEB

; IF A PHASE CONVERSION FLAG IS SET DO SERIAL CONVERSION

BCLR LT FLAGS,A PHASE CONV ;CONV DONE SO CLEAR FLAG

LDX $PHASE SORT ;GET STORAGE LOCATION FOR A PHASE RMS VALUE

JSR PHASE_UNBALENCE ;PHASE UNBALENCE FOR DISPLAY
                       JMP
                                                      ; convert to 1% value for serial comm. ; STORE TO DISPLAY BUFFER
                       LSRB
                        STAB
                               PHASEA_UNBAL
                               SERIAL POINTER ; check to see if we are sending A phase curren 

$A PHASE RMS ;

DO SERIAL CONV ; ok to convert ; GO CHECK FOR 64 mS
                       LDX
                        CPX.
                       BNE
                        JMP
DO_SERIAL_CONV
                       EQU
                               #PHASA SORT
                                                       ;get a phase square root location
                        LDY
                               #A_PHASE_RMS
                        LDX
                                                      ;storage location
                               I CONVERSION ; go do transmit conversion & storage LT_FLAGS, A_PHASE_CONV ; CONV DONE SO CLEAR FLAG
                        JSR
                        BCLR
                               TEST_64MS
                                                      ;GO CHECK FOR 64 mS
                        JMP
TEST PHASEB
                       EQU
                                                      GET B PHASE TIMER; HAS PHASE B MS TIMER EXPIRED YET?; GO SEE IF 2 MS HAVE EXPIRED
                               T PHASEB RMS
                       LDAA
                               #64
                        CMPA.
                               TEST_PHASEB_2MS
                        BLO
                        SUBA
                               #64
                               T PHASEB RMS
                                                       ; CLEAR THE TIMER
                        STAA
                                                       ;location of squared SUM FOR CHAN 2 ATOD ;AVERAGE I**2 VALUE CHAN 2
                                #RMS_SUMSQH_2
                        LDX
                        JSR
                               AVG
                        LDD
                               RMS SQROOT
                                                       ; SQ ROOT FROM AVG ROUTINE
                               PHASE SORT ; LAST 64 MS SO ROOT OF I FOR CHAN 2
LT FLAGS, B PHASE CONV ; CONV DONE SO CLEAR FLAG
                        STD
                        BSET
                                TEST_64MS
                                                      CONTINUE MAIN EXEC LOOP
                        JMP
TEST_PHASEB_2MS
                        EOU
                        CMPA
                               #8
                                                       ; HAS PHASE B RMS TIMER EXPIRED YET?
                        BLO TEST PHASEC ;GO SEE IF TIME TO DO PHASE B RMS
BRCLR LT_FLAGS, B_PHASE_CONV, TEST_PHASEC
;; Conversion bit is set so do serial comm. and phase unbalance routines BCLR LT_FLAGS, B_PHASE_CONV ;CONV DONE SO CLEAR FLAG
                        BCLR LT_FLAGS, B_PHASE_CONV
                                                       GET PHASE B RMS VALUE LOCATION
                        LDX
                                *PHASE SORT
                                PHASE UNBALENCE
                                                       ; CALCULATE B PHASE UNBALANCE
                        JSR
```

LSRB

; convert to 1% value for serial comm.

```
59
                                                                           60
                                             ;STORE PHASE UNBALANCE
                   STAB PHASEB UNBAL
                   IDX SERIAL POINTER CPX . #B PHASE RMS
                                             ; check to see if we are sending A phase curren
                   LDX
                         DO_SERIAL_CONV_B
                                            ; ok to convert
                   BNE
                                             ;GO CHECK FOR 64 mS
                         TEST_64MS
                   JMP
DO SERIAL CONV B
                   EQU
                                             ;get a phase square root location
                   LDY
                          #PHASB SQRT
                          #B PHASE RMS
                                             ;storage location
                   LDX
                          I CONVERSION
                   JSR
                                             ;go do transmit conversion & storage
                         LT_FLAGS, B_PHASE_CONV : CONV DONE SO CLEAR FLAG
                   BCLR
                                             ; CHECK FOR 64 mS
                          TEST_64MS
                    JMP
                                                                              Date:8/16/89
Square D Company - ADE Group - Jerry Baack - Leon Durivage
SERIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING
TEST_PHASEC
                   EQU
                                            GET PHASE C RMS TIMER
                         T PHASEC_RMS
                   LDAA
                                            ; HAS 60 MS EXPIRED YET?
                   CMPA #64
                         TEST_PHASEC_2MS
                                            ; HAVE WE CYCLED ALL 64 MS?
                   BLO
                                            ;reset the timer
                   SUEA
                         #64
                         T PHASEC RMS
                                            ;CLEAR PHASE C TIMER
                   STAA
                                            ;location of squared SUM FOR CHAN 3 ATOD
                         #RMS_SUMSOH_3
                   LDX
                                                  ;AVERAGE I**2 VALUE CHAN 3
                         AVG
                   JSR
                                            ; SQ ROOT FROM AVG ROUTINE
                         RMS SQROOT
                   T.DD
                   STD PHASC SORT ; LAST 64 MS SQ ROOT OF I FOR CHAN 3
BSET LT FLAGS, C PHASE CONV ; CONV DONE SO CLEAR FLAG
                                            CONTINUE MAIN EXEC LOOP
                   JM₽
                         TEST_64MS
TEST PHASEC_2MS
                   CMPA #8 ;HAS PHASE A MS TIMER EXPIRED YET?
BLO TEST_64MS ;GO SEE IF TIME TO DO PHASE B RMS
BRCLR LT FLAGS,C PHASE_CONV, TEST_64MS
                   EQU
;; Conversion bit is set so do serial comm. and phase unbalance routines LDX *PHASC SQRT ;GET PHASE C RMS LOCATION -
                         PHASE_UNBALENCE ; DO PHASE C UNBALANCE ; convert to 1% value for serial comm.

PHASEC_UNBAL ; STORE UNBALANCE FOR DISPLAY
                   JSR
                   LSRB
                   STAB PHASEC_UNBAL
LDX SERIAL POINTER
CPX  C PHASE RMS
                                            ;get location of byte last sent
                                            ; is ti the first half of A phase current
                          DO SERIAL CONV C ; if not OK to do serial conversion
                    BNE
                                             ;GO CHECK FOR 64 mS
                          TEST_64MS
                    JMP
DO SERIAL_CONV_C
                    EQU
                                             ;get a phase square root location
                          PHASC SQRT
                    LDY
                                              ;storage location
                          #C_PHASE_RMS
                    LDX
                    JSR I CONVERSION ; GO
BCLR LT_FLAGS, C_PHASE CONV
                                              ;go do transmit conversion & storage
                                                   ; CONV DONE SO CLEAR FLAG
                    EQU
 TEST_64MS
                                             ;GET 64 mS TIMER VALUE
;HAS ALL 64 MS EXPIRED FOR THIS CYCLE
                          T 64MS
                    LDAA
                    CMPA #64
                                             CONTINUE MAIN FLOW
                          CHECK_250MS
                    BLO
                                              reset the timer RESET RMS 64 MS CYCLE TIMER
                    SUEA
                         #64
                    STAA
                          T_64MS
 JSR LT_SERIAL_BITS : go set LT serial comm bits
 ;find peak of RMS for Long Time & serial comm
 Every 1/4 Sec. Long Time LED is flashed if needed, 1 Second timer is
 ; incremented, and Type of Trip Unit is read for serial comm.
                    EQU
 CHECK_250MS
                    LDAA T 250MS
CMPA #250
                                              ;LOAD 250 MS TIMER
                                              :IS IT DUE YET?
;NO, IT IS NOT DUE
                           CHECK_1_SEC
                     BLO
                                              :reset the timer
                           #250
                     SUBA
                           T_250MS
T_1000MS
                                              ; ALL ROUTINES DONE, CLEAR TIMER
                     STAA
                                              ;increment 1 sec timer
                     INC
```

BCLR FIAGSS, KILL SERIAL BIT ; after .25 Sec. allow serial comm.

JSR CHECK LED ;SET LED ON OR OFF AS REQUIRED BY PICKUP

SET TYPE OF TRIP UNIT ; CHECK SWITCH POSITIONS

JSR

JSR EOU

DO TIME_Q

SERIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING

```
JMP CHECK TIME Q
; Every Second the Sensor and Breaker type is read for serial transmission,
 and if there are any Softdog errors those routines are run.
                 EQU
                 IDAA T 1000MS
                                         ;LOAD 1 SEC TIMER (4 * 250 mS = 1 Sec.);IS IT DUE YET?
                  BLO
                       CHECK_TIMR_Q
                                         ; NO, IT IS NOT DUE
                                         ;reset the timer
                  SUBA #4
                  STAA T 1000MS
                                         ; save timer back to memory
                 JSR SENSOR BREAKR ; go prepare sensor/breaker for xmit buffer BRSET SOFT_DOG_CNTR, $80, CHECK_TIMR_Q ; if no soft errors do time.
                                                           ;if no soft errors do timer
checks
                  JSR DEC SOFT DOG
                                         ;go decrement 10 min. softdog timer
;; TEST FOR ANY VARIABLE MS TIMERS THAT HAVE EXPIRED
                  JSR CHECK_ALL_TIMERS ; check mSec timers
                  JMP MAIN_FLOW
                                        CONTINUE MAIN EXEC FLOW
::SSSSSSSSSSSSSSSSSSSSSS END MAIN EXEC FLOW $55555555555555555
. PAGE
:TTTTTTTT THIS SECTION CHECKS ESEC TIMERS FOR ANY THAT ARE DUE TTTTTTTTTTT
;** ACCA and IX do not have any guaranteed values upon exit of this routine **
; ACCA & IX are used to load timer values for timer due checks.
 If any routines are called ACCB and IY may also be destroyed .
CHECK ALL TIMERS EQU $
                  LDAA INST_RESET_TIMER ; check timer to reset inst timer
                                        ;go check SC restraint timer
;go reset the instantaneous timer
                        R U RESTRAINED
                  BNE
                        INST_TIMER_RST
                  JSR
R_U_RESTRAINED
                  EQU
                  LDAA SC_RESTRN_TIMER ; get the SC restraint timer
                                          ;if<>0 check the ST retention timer
                        HOLD ST
                  BNE
                        SC_RESTRN_OFF
                                         get restraint timer
                  JSR.
                  EQU
HOLD ST
                  LDAA ST_RETN_TIMER
BNE ST_TIME_OUT
                                         ;get retention timer for ST
                                          ;if <> 0 check I^2 out timer
                        ST_RETN_TIMOUT
                                         ;go run ST retention time out code
                  JSR
ST_TIME OUT
                  EQU
                        ST_I2_OUT_TIMER ;get ST I^2_out timer
GF_TIMERS ;if <> 0 continue time
ST_TRIP ;go trip_don't return
                  LDX
                                          ;if <> 0 continue timer check
;go trip don't return
                  BNE.
                  JMP
GF TIMERS
                  EQU
; check GF timers here - if any have timed out run correct routines
Square D Company - ADE Group - Jerry Baack - Leon Durivage
                                                                        Date:8/16/89
SERIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING
                  BRSET FLAGS$, NO GF BIT, RETURN TO TOP
                                                            ;if no GF bypass
                  LDAA GF_RESTRN_TIME ; get restraint time
                  BNE
                        CHECK FOR RETN
                                          ;if not 0 continue
                        GF_RESTRN_OFF
                                         ;timer = 0 go kill restraint line
                  JSR
CHECK FOR RETN
                  EQU
                        GF_RETN_TIME
                  LDX
                                          ;get retention time
                        CHECK_FOR_FIXED ; if not 0 continue
                  BNE
                                         ;timer = 0 go reset timers
                  JSR
                        GF RETN TIMOUT
CHECK FOR FIXED
                  EOU
```

```
64
                   63
                                    ;get restraint timer
                     GF LONG TIME
               T.DX
                     RETURN TO TOP
                                     ;if not 0 continue
                ENE
                                     ;timer = 0 go trip
                     GF_TRIP
                JMP
RETURN_TO_TOP
                EQU
                                     return to main
                RTS
;*** EREAKER TYPE SWITCH READ HERE, AND ANY NON DEFINED TYPE IS SET TO PE ***;

No calling requirements. reads and reports breaker type.
   UPON RETURN:
            ACCB is equal to 2x the breaker type
                     If breaker type is PE, then PE BRKR BIT is set in FLAGSS, else
                     PE BRKR BIT is cleared.
EQU
READ BREAKER_SW
                                     ; READ BREAKER TYPE SWITCH
                LDAB BRKR TYPE
                                     ;mask unused bits
                    #SWITCH MASK
                ANDB
                                     ;if 0 default to PE
                BEQ
                     SET FOR PE
                                     ;OC is a DS breaker
;if >$OC default type
                CMPB #$0℃
                     SET_FOR_PE
                BHI
                CMPB $508
                                     ;PE is type $08
                     SET_FOR_PE
                                     :set to PE
                BEQ
                BCLR FLAGSS, PE_BRKR_BIT
                                          ;clear PE bit in flags$
                JMP
                     BRKR SET
                EQU
                     ;get type for PE
FLAGSS, PE_BRKR_BIT ;set DE PE
$
SET_FOR_PE
                T.DAB
                                          ;set PE bit in flags$
                BSET
BRKR SET
                EQU
                                      ;all done return to calling routine
                RTS
; SHORT TIME PRE-CALCULATION FUNCTIONS ARE DONE HERE
                Only IY is not used for calculations in this routine.
                 CALLED: With LAST A, B, and C PHASE holding ***RAW*** low gain A/D valu
                 RETURNS: A, B, and C PHASEX6 holding values to use for ST calculations
                      LAST A, B, C PHASE cleared for next 2mSec peak in interrupt.
                      ST_PEAK and max phase set for communications routine use.
                      Receiving SC restraint bit set/cleared in comm. buffer.
 SET_PHASEA_PEAK
                                      GET LAST A PHASE PEAK
                 LDAA LAST APHASE
                 LDAB
                      #6
                                      :get multiplier &
                                      ;multiply it
                 MUL
 Square D Company - ADE Group - Jerry Baack - Leon Durivage
                                                                  Date:8/16/89
 SERIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING
                                      COMPARE TO PEAK OF PHASE
                      A_PHASEX6
                 CPD
                                      ; IF RESULT < SAVE VALUE BRANCH
                      TRY PHASE B
                 BLS
                                      ;and store it
                 STD
                      A PHASEX 6
 TRY_PHASE B
                 EQU
                                      :GET LAST B PHASE PEAK
                      LAST_BPHASE
                 LDAA
                 LDAB
                 MUL
                                      COMPARE TO PEAK OF PHASE
                                  n
                      B PHASEX6
                 CPD
                                      ; IF RESULT < SAVE VALUE BRANCH
                      TRY PHASE_C
                 BLS
                      B PHASEX6
                 STD
 TRY PHASE_C
                 EQU
                                      GET LAST C PHASE PEAK
                 IDAA LAST_CPHASE
                 LDAB
                 MUL
                      C_PHASEX6
                                      COMPARE TO PEAK OF PHASE
                 CPD
                                           ; IF RESULT < SAVE VALUE BRANCH
                      FIND PEAK OF PHASES
```

BLS

STD

STAA

STAA

FIND_PEAK_OF_PHASES

C_PHASEX6

LAST CPHASE

ΕQŪ

STAA LAST APHASE LAST BPHASE

LDAA #00

\$.

; clear all last phases

CLEAR LAST 2mSec PEAK CLEAR LAST 2mSec PEAK CLEAR LAST 2mSec PEAK

```
LDX
                        A PHASEX6
                                          ;get 6x low gain input
                  ;ACCA is left at 0 for A phase max phase
                  CPX
                        B PHASEX6
                                         ; compare to B phase
                  BHS
                        CHK_C_PHASE
                                          ;A > B so branch
                        B PHASEX6
                                          ;get B phase
                  LDX
                  LDAA
                        #01
                                          ; ACCA = for B phase max
CHK C PHASE
                  EQU
                  CPX
                        C PHASEX6
                                          ; compare to C phase
                                          ;IX > phase C - branch
                        FOUND ST PEAK
                  BHS
                        C PHASEX 6
                  I.DX
                                          get phase C
                        #02
                                          ;set for C phase peak
                  LDAA
FOUND_ST_PEAK
                  EQU
                        ST_PEAK
                  CPX
                                          ; CHECK FOR PEAK OF 12 mSEC
                  BLS
                        SCRIN_CODE .
                                          ; IF LESS THAN PREVIOUS PEAKS BRANCH
                  STX
                        ST PEAK
                                          ; NEW IS GREATER SO SAVE IT
                  BCLR MAX IDENT, $03
                                          ; new peak phase so clear
                        MAX IDENT
                  ORAA
                                          combine max phase with comm. location
                  STAA MAX IDENT
                                          ; save back to comm buffer
                                          ; controls SC restraint bit in comm buffer
                  EOU
SCRIN_CODE
                        #REGSTART
                                          ;get start of onboard registers
                  LDX
; IF SC RESTRAINT BIT IS HIGH THERE IS NO SC RESTRAINT COMING IN
                  BRSET PORTA, X, SC_RESTRAINT BIT IN, CLR SCRINBIT
                  BSET
                        OVPU SCRIN, $40
                                          :porta is low - we have restraint
                        RETURN TO CALLER ; go return
                  JMP
                  EQU
CLR SCRINBIT
                  BCLR
                        OVPU SCRIN, $40
                                          ;no SC restraint so clear bit & chk ST
                  EQU
RETURN_TO_CALLER
                                          ;return to main/motor
                  RTS
; SET UP FOR INST PU TABLE & PU SWITCH - REMOVES OVERHEAD FROM INTERRUPT
Square D Company - ADE Group - Jerry Baack - Leon Durivage
                                                                          Date:8/16/89
SERIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING
                  CALLED: Relies on PE_BRKR_BIT, and NO_ST_BIT to be set correctly.
                  RETURNS: INST TABLE VAL points to table location of INST PU
                        INST SWITCH holds value of INSTPU switch.
                        INST OFF bit is set/cleared depending on ST & INST switch pos.
                        INST switch value in serial comm. buffer for transmission.
                  USES: All registers except IY. Uses "TEMP" RAM location to pass row
                        value through routine. No used registers are restored
GET INST_TABLE
                                          ;read INST PU switch
                  LDAB
                        INPUSW
                                          ; mask off all but switch actuated bits
                  ANDB
                        #SWITCH_MASK
                                          ;max switch position
                        # (2*7)
                  CMPB
                                          ; value is good so don't reset it
                  BLS
                        INST_SW_GOOD
                                          ;set to minimum
                  LDAB
                        #00
                  EQU
INST_SW_GOOD
                        INST SWITCH
                                           ; save for INST use
                  STAB
                                           ;move data to ACCA
                  TEA
                                                ; clear INST switch data
                        IN_PU_SWITCHES, $07
                  BCLR
                                          ; shift to position for comm data
                  LSRA
                                           ; combine with Phase Unbalance data
                        IN PU SWITCHES
                  ORAA
STAM IN PU_SWITCHES ; Starts loading PU table location here
                                           ; save to comm buffer
                  IDX #INST PU TBL ; load x with inst pu table
BRCLR FLAGSS, PE_BRKR BIT, STORE TABLE; IF NOT PE_BREAKER GO READ INST SW
                                          SET FOR PE BREAKER TYPE
                         #INST_PE_PU_TBL
                   LDX
                                           ;read SENSOR size
                   LDAB
                         SENSOR
                   ANDB
                         #SWITCH_MASK
                                           ;mask it off
                                           ;18 is 2000A sensor
                         # (2*9)
                   CMPB
                         STORE TABLE
#INST 2000A PE
#(2*9)
                                           ;if less than OE use normal PE
                   BLO
                                           ;get 2000A PE table
                   LDX
                   CMPB
                                           ;is it 2000A or 2500A
                         STORE TABLE ; if equal it is 200 $LI_INST_2500A_PE ; we have a 2500A_PE
                                           ;if equal it is 2000A so branch
                   EEO
                   LDX
THE CORRECT ROW IS FOUND, SO SAVE IT TO MEMORY
```

```
67
                  EQU
STORE_TABLE
                                         ; found correct row so save it
                        TEMP
                  STX
                  LDAB
                        INST SWITCH
                                           ;get switch for positioning
                  BRSET FLAGSS, NO_ST_BIT, FINISH_TABLE_POINTER
                                                                  ;ST=off, do INST
                                         ;compare to off position if ST = on
                  CMPB # (2*7)
                                           ;if switch => position 8 INST = off
                        INST_IS_OFF
                  BHS
                                           ; with ST on INST table moves up 1 value
                  ADDB #2
                        FINISH TABLE POINTER
                                                 ;ACCB has correct position so finish
                  JMP
INST_IS_OFF
                  EQU
                  BRSET INST_FLAGS, I_TIMR_BIT, FINISH_TABLE_POINTER; if INST active don't
                         INST_CNTR_4
                                      clear INST PU counter
                  CLR
                         # (2*100)
                                           ;get INST timer reset value
                  LDAA
                         INST TIMER
                                           :reset the INST timer
                   STAA
                        INST FLAGS, INST PU BIT : clear correct flag bits INST FLAGS, INST OFF BIT : INST is off so set bit
                  BCLR
                  BSET
                                                        ;switch pos = 8 so set to max
                   ABX
                   STX
                         INST_TABLE_VAL
                                           ;store trip value
                         INST HOMEWORK DONE
                                            ;all done so leave
                   JMP
FINISH_TABLE_POINTER
                         EQU
                   LDX
                         TEMP
                                           ;get row value
Square D Company - ADE Group - Jerry Baack - Leon Durivage
                                                                            Date:8/16/89
SERIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING
                                          ; add column position to row
                  ABX
                        INST_TABLE_VAL
                                          ; now points to INST PU value
                  STX
                  BCLR INST FLAGS, INST_OFF_BIT ; be sure INST is on
INST_HOMEWORK_DONE
                        EQU
                                           GO BACK TO MAIN
ACCA & ACCB are used in this routine and not restored.
                  CALLED: Without any preset conditions. Reads ST & GF pickup and delay
                         switches.
                  RETURNS: Serial communications buffers set for switch positions.
                         If ST or GF is 'not installed' that bit is set in RP_OPTIONS
                         for communications.
    If M.P. & LRC in position 9 or 10, LRC is forced to on in position 1 or 2.
SET_TYPE_OF_TRIP_UNIT
                        EQU
                  LDAB STPUSW
                                           GET STPU SWITCH VALUE
                   ANDB #SWITCH MASK
CMPB #MAX_SW_POS
                                           ; MASK OFF BIT 0
                                           ; CHECK FOR OFF POSITION
                   BLS WE HAVE ST ; IF < 14 WE HAVE ST INSTALLED BRCLR RP OPTIONS, MOTOR PROT BIT, ALLOW OFF
                                     mask high bit if M.P.
                   ANDB #MAX_SW_POS
                                            ; switch is OK do LRC comm
                   JMP
                         WE_HAVE_ST
                   EQU
ALLOW OFF
                   BSET FLAGSS, NO ST BIT :SET FLAG TO SHOW ST NOT INSTALLED
CIR ST SWITCHES :no ST installed so clear switch values
BSET RP OPTIONS, NO ST BIT :SET BIT TO SHOW ST NOT INSTALLED
                         NO_ST
                                           ;branch around switch set code
                   JMP
                   EQU
WE HAVE ST
                                            :do shift to get PU in correct position
                   LSRB
                                            ;get delay value
                        STDELSW
                   LDAA
                                            ;mask off unused bits
                        #MAX_SW_POS
                   ANDA
                                            ; shift to bits 3-5
                   LSLA
                                            ; shift to bits 3-5
                   LSLA
                                            ;add to PU switch value
                   ABA
                   STAA ST_SWITCHES
                                            ;store in xmit location
                   BCLR FLAGSS, NO_ST_BIT : CLEAR FLAG BIT TO SHOW ST INSTALLED
                   BCLR RP_OPTIONS, NO_ST_BIT ; CLEAR BIT TO SHOW ST INSTALLED
                   EOU
NO ST
                                            GET GFPU SWITCH VALUE
                   LDAB GFPUSW
                                            ; MASK OFF BIT 0
                        #SWITCH_MASK
                   ANDB
                                            :CHECK FOR OFF POSITION
                   CMPB #MAX SW POS
```

```
70
                     69
                  BLS WE HAVE GF :IF < 14 GF IS INSTALLED
BSET FLAGS, NO GF BIT :WE HAVE NO GROUND FAULT
CLR GF SWITCHES :no GF installed so clear switch values
BSET RP OPTIONS, NO GF BIT :SET BIT TO SHOW GF NOT INSTALLED
                                          ;branch around switch set code
                  JMP
                        NO_GF
WE_HAVE GF
                  EQU
                        S
                                          ;do shift to get PU to low 3 bits ;get delay value
                  LSRB
                  LDAA GFDELSW
                                                                          Date:8/16/89
Square D Company - ADE Group - Jerry Baack - Leon Durivage
SERIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING
                                         ;mask off unused bits
;shift to bits 3-5
                 ANDA #MAX_SW_POS
                  LSLA
                                         ;shift to bits 3-5
                  LSLA
                  ABA
                                         ; add to PU switch value
                 STAA GF SWITCHES ; store in xmit location
BCLR FLAGS$, NO_GF_BIT ; CLEAR FLAG BIT TO SHOW GF INSTALLED
                  STAA GF SWITCHES
                  BCLR RP OPTIONS, NO GF BIT
                                               ;CLEAR BIT TO SHOW GF INSTALLED
                  EQU
NO_GF
                                         ;clear rating plug bits
;read the rating plug
;mask off unused bits
                  BCLR RP OPTIONS, $0F
                  LDAA RATING PLUG
                  ANDA #SWITCH MASK
                                          ; move to correct location for xmit byte
                  LSRA
                                          ; combine with rest of the byte
                  ORAA RP_OPTIONS
                  STAA RP_OPTIONS
                                          ; put it back to xmit byte
                                          ;the party's over bye-bye
                  RTS
= ALL E SQUARED CODE IS IN THIS SECTION =
Only IX is used, besides doesn't make any difference. Breaker is
                        tripped after E^2 is erased.
                  CALLED: This is called when breaker type switch is set to $0F on
                        power-up.
                  RETURNS: NEVER!! - Trips the breaker.
                  EQU
EEPROM_ERASE
                                          GET START OF AREA TO ERASE
                        #PU_TRIP_CNT
                  LDX
                  EQU
KEEP_CLRING
                        0, X
                                          ; clear data location
                  CLR
                  INX
                        #LT_MEM_RATIO
KEEP_CLRING
                                          ; compare to last location
                  CPX
                  BLO
                        ADDRESS WEE
                                          ;address EEPROM to start write ;write all 0s to EEPROM
                  JSR
                        WRITE_EE
                  JSR
                                          :turn off interrupts
                  SEI
                  EQU
WAIT FOR WDOG
                  JSR
                        RESET COP
                                          ;don't want softdog trips
                        EE WAIT
                  JSR
                                           :delay
                                           ;branch to keep softdog happy
                  JMP
                        WAIT FOR WDOG
;; This routine sends 8 start pulses to reset the E^2 part before reading data.
                  IX and ACCB are used and not restored in this routine.
                  CALLED: From initialization with SPI shut off.
```

RETURNS: With E squared reset and ready to recieve the rest of the code to read data from the EEPROM.

RESET EE EQU

LDX #REGSTART ;get onboard register start
BSET PORTD,X,SDA+SCL ;set clock & data lines high

```
; set data direction to output
                 BSET DDRD, X, SDA+SCL
                                         ;disable SPI connect port D
                 BCLR
                       SPCR, X, $40
                                         ;set for 8 clock cycles
                  LDAB #08
                 EQU
SEND NEXT CLOCK
                                         ;clock = low
                  BCLR PORTD, X, SCL
                  NOP
                  NOP
                                         ;clock = high
                  BSET PORTD, X, SDA
BSET PORTD, X, SCL
                                         ;clock = high
                  NOP
                                          ;clock = low start
                  BCLR PORTD, X, SDA
                                          ; count down to 0
                  DECB
                                          ;if not 8 clocks send next clock
                  BNE
                        SEND NEXT_CLOCK
                                          return with clock high
                  RTS
;; This Subroutine sends the correct address to send data to, and
;; tells the EEPROM to wake up.
; Called with no parameters set, ACCA, ACCB, IX, & IY are not restored.
; Uses a portion of the WRITE EE routine to address the EEPROM.
;**IMPORTANT - THIS ROUTINE MUST BE CALLED BEFORE CALLING EE READ or EE WRITE**
                  EQU
ADDRESS WEE
                                          ;mark to leave after sending address
;load IX with start of regs to send data
                        #$F000
                  LDY
                  LDX
                        #REGSTART
                  BSET PORTD, X, SDA+SCL ; set clock & data line high to prepare for sta
bit
                  BSET DDRD, X, SDA+SCL
                                          ; set serial data for output
                  BCLR SPCR, X, $40
                                          ; shut down spi & connect portD to output
                                          ;insert no ops for timing
                  NOP
                                          to make sure delay is long enough for start ;pull data line low for start bit
                  NOP
                  BCLR PORTD, X, SDA
                                           ;send address for serial EE & write to addr 0
                  LDAA #$A0
                                           ;go send first address byte
                   JSR
                         SEND ADDR
                                           ; clear ACCA for data start location
                   CLRA
                                           ;go send start address
                   JSR
                        SEND ADDR
                                           return to calling routine
                   RTS
THIS SUBROUTINE WRITES THE DATA POINTED TO BY IY TO THE EEPROM .
;;
                   IF THE ROUTINE IS USED TO ADDRESS THE E^2, ACCA HOLDS THE DATA AND IY
::
                         MUST BE SET TO $F000 OR GREATER TO EXIT CORRECTLY.
::
                   THE ENTIRE HISTORICAL DATA FROM THE RAM WILL BE WRITTEN TO THE EEPROM
::
                         IF THE ROUTINE IS ENTERED AT WRITE EE.
 ::
                   EQU $
WRITE_EE
                                           GET FIRST BYTE ADDRESS TO STORE
                   LDY
                         #PU TRIP CNT
                         *REGSTART
                                           ;get onboard register address for clock & data
                   LDX
                   EOU
LCAD NEXT BYTE
                                           ;load indexed from IY
                   LDAA 0,Y
 ;; a jump to this point sends only what is already loaded into ACCA
 Square D Company - ADE Group - Jerry Baack - Leon Durivage
                                                                          Date:8/16/89
 SERIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING
 SEND_ADDR
                         PORTD, X, SCL
                                           ; set clock line low
                                           ;turn data into an output
                   BSET DDRD, X, SDA
                                           ; clear carry to use as hi/low bit indicator
                   \alphac
                                           ;load # of shifts for 1 byte
                   LDAB
                         #08
                                           ;set clock low for loading bit onto serial bus
                   EQU
 SET CLOCK
                                           ;set clock line low
;shift high bit to carry
                   BCLR PORTD, X, SCL
                   LSLA
                                          ;if carry is low branch ;carry is set so set data bit high
                         DATA_LOW
                   BCC
                   BSET PORTD, X, SDA
```

```
5,089,928
                                                                            74
                       73
                                             ; go decrement bit counter
                   JMP
                          DEC B
                   EQU
DATA_LOW
                                            ; carry was clear so clear data bit
                   BCLR
                          PORTD, X, SDA
                   EQU
DEC_B
                          PORTD, X, SCL
                                            ;set clock high to set in data
                   BSET
                                             ;decrement byte loop counter
                    DECB
                                            ;if not 0 go send the next byte
                    ENE
                          SET CLOCK
                                           ;set clock low for acknowledge bit ;turn portd to input for ack bit
                          PORTD, X, SCL
                    BCLR
                    ECLR DDRD, X, SDA
                                             ;load a max wait
                    LDAA
                         #$F0
                    LDAB
                          #SDA
                                             ;get mask
WAIT_FOR_ACK
                    EQU
                    DECA
                                             ;dec max time
                                             ;if time out leave
                    BEQ
                          NO ACK
                                             read port d for ack bit
                    ANDB PORTD, X
                                             ;EEPROM not ready yet
                    BNE
                          WAIT_FOR_ACK
                    EOU
NO_ACK
                    NOP
                                             ;set clock line high for acknowledge bit
;increment IY to next byte?
                    BSET PORTD, X, SCL
                    INY
                                            first byte thats not history data
                          #LT_MEM_RATIO
                    CPY
                                             ;get ready to write next byte
                          LOAD NEXT BYTE
                    BLO
                                             ; compare to address flag
                          #$F000
                    CPY
                    ELO
                          SEND_STOP
                                             ;if not address go send stop byte
                    BCLR PORTD, X, SCL+SDA
                                            :set clock & data lines low
                                             return to address routine
                    RTS
                    EQU
SEND_STOP
                    BCLR PORTD, X, SCL+SDA
                                            ;set the clock low to prepare for stop command
```

```
; {\tt READREAD} {
```

THIS ROUTINE READS THE EEPROM AND STORES THE DATA INTO THE CORRECT RAM
LOCATIONS FOR HISTORICAL DATA.

ADDRESS WEE MUST BE CALLED FIRST TO POSITION THE DATA POINTER TO THE CORRECT DATA BYTE.

;set data line to output

;set data bit high to signal stop

;set clock biut high

turn SPI on again

CALLED WITH ACCA, ACCB, IX, OR IY SET TO ANYTHING, ALL VARIABLES IN THESE LOCATIONS ARE DESTROYED!!

Square D Company - ADE Group - Jerry Baack - Leon Durivage

DDRD, X, SDA

PORTD, X, SCL

BSET PORTD, X, SDA

BSET SPCR, X, \$40

Date:8/16/89

SERIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING

BSET

BSET

;;

;;

::

```
EQU
READ_EE
                                               ; value to indicate sending an address
                          #$F000
                    LDY
                                               ;index location for port D
                           #REGSTART
                    LDX
                                               ;set clock & data lines high
                    BSET PORTD, X, SDA
                                               ;set data & clock for output
                           DDRD, X, SCL+SDA
                    BSET
                                               ; set the clock high
                    BSET PORTD, X, SCL
                                               ; need to add delay for EE timing
                    NOP
                                               ; this is to make sure start timing
                    NOP
                                              ; has sufficient time
; set data line low for start bit
                    NOP
                    BCLR PORTD, X, SDA
                                               ; address for reading data
JSR SEND ADDR
;; after returning, the scl line is low
LDY #PU TRIP CTT
UNLOAD FF
                    LDAA #$Al
                                               ;go send read command
                                               ;start of historical RAM locations
                                              :8 bits/byte
                           #08
                    LDAB
                    EQU
GET NEXT BIT
                                                ;set clock high to hold data
                    BSET PORTD, X, SCL
                    BRCIR PORTD, X, SDA, CLRC_BIT ; see if this works to replace next 3 lin
                           ;brset takes 2 less instruction cycles
                                            ;set carry for 1
;go rotate data into RAM
                     SEC
                             ROTATE DATA
                     JMP
```

```
75
                                                                     76
                  EQU
CLRC_EIT
                                         ;clr carry to rotate a 0 into RAM
                  CIC
                  EQU
ROTATE DATA
                                         ;rotate data into RAM pointed to by IY
                       0,Y
                  ROL
                                         ;set the clock low
                  BCLR PORTD, X, SCL
                                         ;decrement bit counter
                  DECB
                       GET NEXT BIT
                                         ;not 8 bits yet so get next bit
                  BNE
;; THE ACKNOWLEDGE BIT IS SENT HERE.
                                         ;set data kline low
                  BCLR PORTD, X, SDA
                  BSET DDRD, X, SDA
BSET PORTD, X, SCL
                                         ;turn data to output
                                         ;set clock high to catch acknowledge
                                         ;increment the byte pointer
                  INY
                                         :compare to 1st non_hysterical byte
                       #LT_MEM_RATIO
                  CDA
                                         ;if all bytes recvd - send stop bit
                       GO_STOP
                  BHS
                                         ; set the clock low
                  BCLR PORTD, X, SCL
                                         ;return data line to an input
                  BCLR DDRD, X, SDA
                        UNLOAD_EE
                                         ;go get the next byte
                  EQU
GO STOP .
                                         ;set data & clk high for stop
                  BSET PORTD, X, SDA
                  BSET SPCR, X, $40
                                          :turn SPI on again
                                          ;data all recalled so return
                  RTS
EQU
EE WAIT
                                          ; GENERATES A WAIT WHILE WAITING FOR E^2 ERASE
                  RTS
                                          ; TO TRIP.
                   END OF ALL E SQUARED CODE =
This routine resets the microP. onboard COP (computer operating
                        propperly).
                  CALLED: With nothing preset to any conditions.
Square D Company - ADE Group - Jerry Baack - Leon Durivage
                                                                         Date:8/16/89
SERIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING
                  RETURNS: With IX set to start of onboard registers, ACCA equal to $AA.
                  EQU
RESET COP
                  LDX
                       #REGSTART
                                          ;LOAD A 01010101 TO ACCA
                  LDAA #$55
                                         ;WRITE IT TO COP RESET REGISTER
                  STAA COPRST, X
                                          ;LOAD A 10101010 TO ACCA
                        #SAA
                  EAGLT
                  STAA COPRST, X
                                          FINISH RESETTING THE COP
                  RTS
 THIS SUBROUTINE SET TBL INDX, READS THE BREAKER ID AND THE SWITCH .
POSITION AND CALCULATES THE CORRECT POSITION IN A 1 WORD OR A
                         2 WORD DELAY TABLE.
                   CALLED:
                   THE X REGISTER MUST {}^{\circ}CONTAIN THE CORRECT START OF TABLE. THE Y REGISTER MUST CONTAIN THE CORRECT SWITCH ADDRESS.
                   THE A ACCUM CONTAINS THE NUMBER TO MULTIPLY ACCE BY TO FIND THE ROW. IF FLAGSS WORD ALIGN BIT IS SET TO 1, CREATE A 1 WORD INDEX. IF FLAGSS WORD_ALIGN_BIT IS A ZERO, CREATE A 2 WORD INDEX.
                   THE X REGISTER POINTS TO THE CORRECT TABLE VALUE UPON RETURN
                   ACCA & ACCB are not set to any given value. IY is not changed.
                   EQU
 SET TBL_INDX
                         READ BREAKER SW ; go read the breakr type switch
                   JSR
 CONT TO SET_INDX
                   EQU
                                           ;from word to a byte boundary
                   LSRB
```

```
77
                                                                      78
                  DECB
                                          ;make type 0,1,2,3,4,5
                        READ_SW_IN_REG_Y
                  BLE
MULT BY TWO
                  EQU
                        $
                  MUL
                                          ; MULTIPLY TO FIND CORRECT ROW FOR BREAKER TYPE
                                          ;add breaker offset to x register
                  ABX
:; read and calculate the switch position, to add to the x resgister
READ_SW_IN_REG_Y
                  EQU
                  LDAB
                       0,Y
                                          ; read the switch value
                  ANDB #MAX_SW_POS
                                          :MASK OFF BIT 0
                  BRSET FLAGSS, WRD_ALIGN_BIT, NOT_DBLWRD
                                                            ; IF SET BRANCH & DON'T SHIFT
                                          ;2 word boundary
                  LSLB
NOT DBLWRD
                  EQU
                  ABX
                                          ;ADD ACCB TO INDEX X TO POINT TO CORRECT VALUE
                  RTS
                                          ; GO HOME
;;****
                  THIS SUBROUTINE CALCULATES THE LONG TIME MEMORY CAP ACCUMULATOR VALUE,
::
                        THEN COMPARES IT TO THE LONG TIME ACCUMULATOR AND ADJUSTS
                        THE VOLTAGE ACCORDINGLY (turns portD bit 5 on or off).
Square D Company - ADE Group - Jerry Baack - Leon Durivage
                                                                         Date:8/16/89
SERIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING
;
                 THIS ROUTINE IS CALLED WITH INDEX X SET FOR FLC OR LT RATIO TABLE,
                       or on power up to 97% ratio tables.
                 If SET ACCUM BIT is set, we have powered up with a voltage
                       on the LT/FLC memory cap, and the LTA is restored.
RESULT is used to return accumulator value from memory cap.
ADJUST_FLC_VOLTS EQU
ADJUST_LT_VOLTS
                      $
                       EQU
                 BRCLR LT_FLAGS, SET_ACCUM_BIT, ACCUM_ALREADY_SET
; If SET ACCUM BIT is high then we need to reconstruct a LT/FLC accumulator

JSR CALC LT ACCUM ; GO GET MEMORY RATIO VOLTAGE & FIGURE ACCUMULA
                       RESULT
                                         ;load LT rebuilt accumulator result hi word
                  LDD
                       LT_ACCUM
                                       ; store LT accumulator into memory
                  STD
                  LDD
                       RESULT+2
                                       . ;load rebuilt low word
STD LT ACCUM+2 ;store low word to memory ;; SET THE LT_ACCUM GREATER THAN ZERO FLAG IN LT_FLAGS
                  BSET LT FLAGS, LT GTZ BIT
BCLR LT_FLAGS, SET_ACCUM_BIT ; clear bit since Accum is calculated
                                         ;all done so leave
ACCUM_ALREADY_SET EQU
                                        GO GET MEMORY RATIO VOLTAGE & FIGURE ACCUMULA
                        CALC_LT_ACCUM
                  JSR
                                         ; CALCULATED LT OR FLC ACCUMULATOR ; HI WORD OF LT OR FLC ACCUMULATOR
                        #RESULT
                  LDY
                        #LT_ACCUM
COMP_DBL_WORD
                  LDX
                                         COMPARE ACCUMULATOR VALUES
                  JSR
                  CMPA #00
                                          ; ARE HIGH WORDS THE SAME
                                         ;RATIO >> LT ACCUM/FLC ACCUM
;RATIO << LT_ACCUM/FLC ACCUM
                        ADJUST_DOWN
                  BGT
                        ADJUST_UP
                  BLT
;; IF WE GET HERE BOTH CALCULATED AND LT_ACCUM ARE EQUAL
                  RTS
                  EQU
ADJUST UP
:; SET PORT BIT HIGH TO ADJUST VOLTAGE LEVEL UP
                                    GET ONBOARD REGISTER LOCATIONS
                  LDX
                       #REGSTART
                  BSET PORTD, X, $20
                                         ; TURN ON OUTPUT TO INCREASE MEM DELAY
                  RTS
ADJUST DOWN
                  EQU
;; SET PORT BIT LOW TO ADJUST VOLTAGE LEVEL DOWN LDX PREGSTART ;GET ON
                                    GET ONBOARD REGISTER LOCATIONS
                  BCLR PORTD, X, $20
                                         ; TURN OFF OUTPUT TO DECREASE MEM DELAY
:ADJUST_LT_VOLTSADJUST_LT_VOLTSADJUST_LT_VOLTSADJUST_LT_VOLTSADJUST_LT_VOLTS
;; THIS ROUTINE COMPARES TWO 4 BYTE VALUES, IY POINTS TO FIRST 4 BYTE VALUE
```

```
79
```

```
AND IX POINTS TO THE SECOND 4 BYTE VALUE.
;;
                  ACCA RETURNS THE RESULT OF THE COMPARE AS FOLLOWS:
                        IF FIRST VALUE == 2ND VALUE THEN ACCA=0 ON RETURN
                        IF 1ST VALUE >> 2ND VALUE THEN ACCA=2 ON RETURN
IF 1ST VALUE << 2ND VALUE THEN ACCA=-1 ON RETURN
                  EQU
COMP_DBL_WORD
                                           ;HI WORD OF 1ST VALUE
                  LDD
                         0,Y
                                          ;HI WORD OF 2ND VALUE
                         0,X
                  CPD
Square D Company - ADE Group - Jerry Baack - Leon Durivage
                                                                           Date:8/16/89
SERIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING
                                          ;Y > X SET HIGHER BIT ;X > Y SET LOWER BIT
                        SET HIGHER
                  BHT
                        SET_LOWER
                  BLO
HI_WRD_EQUAL
                  EQU
                        S
                                          ; LOW WORD OF 1ST VALUE
                        2,Y
                  IDD
                                           ; LOW WORD OF 2ND VALUE
                  CPD
                        2,X
                                           ;Y > X SET HIGHER BIT
                        SET HIGHER
                  BHI
                                          ;X > Y SET LOWER BIT
                        SET LOWER
                  BIO
                  EQU
LOW WRD_EQUAL
                                           :1ST AND 2ND ARE EQUAL
                  CLRA
                  RTS
SET_HIGHER
                  EQU
                                          ;1ST IS GREATER THAN 2ND
                  LDAA #02
                  RTS
SET_LOWER
                   EOU
                                           ;1ST IS LESS THAN 2ND
                   LDAA
                         #$80
:: THIS SUBROUTINE CALCULATES THE LONG TIME MEMORY CAPACITOR EQUIVALENT
:: ACCUMULATOR VALUE. THE LONG TIME DELAY SWITCH IS USED TO LOOK UP
;; THE CORRECT MULTIPLIER FROM THE TABLE LOCATION IN IX.
;; THE MUL 16X16 SUBROUTINE IS USED FOR THE MULTIPLICATION THE RESULT IS PUT ;; INTO A \overline{\bf 4} BYTE RAM LOCATION CALLED RESULT.
CALC_LT_ACCUM
                   EQU
                                            ;read the delay switch
                   LDAB LTDELSW
                                           :mask off invalid #
                   ANDB #MAX_SW_POS
                   ABX
                                            ;add to index
                                            ;find if brkr SE or PB
                         READ_BREAKER_SW
                   JSR
                                            ; 0A = SE
                         $$08
                   CMPB
                                            ;index correct so read ratio
                         READ RATIO
                   BLS
                                            ;get offset for next row
                   LDAB
                         $16-
                                            ;add it to index
                   ARX
                          $
                   EOU
 READ_RATIO
 :; X REGISTER IS NOW POINTING TO THE PROPER TABLE POSITION
                                           ;Y points to A/D MEM DELAY CAP VALUE ;GO FIGURE MEM DELAY DIGITAL VALUE
                   LDY
                          #MEM_RATIO
                         MUL_T6X16
                   JSR
 ;; mem ratio drops the least significant byte, so adjust the result
 ;; one byte to the left (multiply by $FF)
                                            GET LOW BYTE HIGH WORD
                          RESULT+1
                    LDD
                                            STORE IT TO HIGH BYTE HIGH WORD
                          RESULT
                    STD
                                            GET LOW BYTE LOW WORD + EXTRA BYTE
                    IDD
                          RESULT+3
                                            STORE TO LOW WORD DATA HAS BEEN SHIFTED
                    STD
                          RESULT+2
                                             :get memory ratio
                    LDAB MEM_RATIO+1
                                             ;get 100 into ACCA
                    LDAA
                          #564
                    MUL
                                             ;multiply for percent
                                             ;store byte for transmission
                    STAA LT_MEM_RATIO
                    RTS
```

```
:: THIS SUBROUTINE CALCULATES PHASE UNBALANCE FOR ANY OF THE THREE PHASES
                   CALLED: IX points to phase of unbalance wanted
::
                    RETURNS: ACCB holds percent of unbalance*2 (used for .5% precision)
::
::
USED: ACCA, ACCB, IX
EQU
PHASE UNBALENCE
                   ADDD PHASA SORT
ADDD PHASB SORT
ADDD PHASC SORT
THREE PHASE SUM
                                              ;GET A PHASE SQUARE ROOT
ADDD PHASE SORT ; ADD B PHASE SOLAT ADD B PHASE SOLAT ; ADD C PHASE SOLAT STOLEN THREE PHASE SUM ; STORE THE RESULT THREE PHASES, NOW GET 3*PHASE VALUE
                                             : ;LOAD PHASE UNBALANCE IS WANTED FOR
                    LDD
                          0;X
                                              ;ADD IT TO ITSELF ;DO IT AGAIN SAM
                    ADDD
                          0,X
                    ADDD
                          0,X
                           TEMP
                                               ;save 3* phase value
                    STD
:: now see if sum Of phases or 3* phases is greater value
                          THREE_PHASE_SUM ; COMPARE SUM OF 3 PHASES TO 3*PHASE
                    CPD
                    BLO
                           SUM IS GREATER
                                              ; BRANCH IF 3 PHASE SUM IS GREATER
                                             ; SUBTRACT 3 PHASE SUM FROM 3*PHASE
                          THREE PHASE SUM
                    SUBD
                           RESULT
                                              :3*phase - three_phase_sum
                    STD
                           CONT_PHASE
                    JMP
SUM IS GREATER
                    EQU
                           THREE PHASE SUM ; PUT 3 PHASE SUM IN ACCD
                    LDD
                                               ;SUBTRACT 3*PHASE FROM 3 PHASE SUM
                    SUBD
                          TEMP
                                               ;three_phase_sum - 3*phase
                           RESULT
                    STD
:: COMPARE RESULT TO THREE PHASE SUM
                    EQU
CONT_PHASE
                           THREE PHASE SUM ;is ratio of phase > sum FIND_THE_% ;GO FIND UNBALANCE
                    CPD
                    BLO
;; SET % TO 99 WHICH IS THE MAXIMUM FOR PHASE UNBALENCE
                    LDAB #199
                                              ;maximum percent
                           BIT_DONE
                    JMР
                                               return to main
                    EQU
FIND_THE_%
                    LDX
                           THREE_PHASE_SUM ; diff of three phase sum & 3*phase
                                               ; numerator is three phase sum
                    LDD
                           RESULT
                                               ; do a fractional divide
                    FDIV
                                               ;put result into double register ;clear ACCB for percent ;shift into carry
                    XGDX
                     CLRB
                    LSLA
                                               ;go check bit 2
;if set add 2^(-1)
                    BCC
                           BIT 2
                    ADDB
                           #10<del>0</del>
                    EQU
BIT_2
                    LSLA
                                               ; shift into carry
                    BCC
                           BIT_3
                                               ;go check bit 3
                                               ;if set add 2^(-2)
                     ADDB #50
BIT_3
                    EOU
                                               ;shift into carry
                    LSLA
                                               ;go check bit 4
;if set add 2^(-3)
                           BIT 4
                    BCC
                     ADDB
                           #25
BIT 4
                     EQU
                     LSLA
                                               ;shift into carry
                                               :go check bit 5
                     BCC
                           BIT 5
Square D Company - ADE Group - Jerry Baack - Leon Durivage
                                                                                 Date:8/16/89
SERIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING
                    ADDB #12
                                               ; add 2^(-4)
                    EOU
BIT_5
                                               ; shift into carry
                    LSLA
                           BIT_6
                                               ;go check bit 6
                    BCC
                                               ;add 2^(-5)
                    ADDB #6
BIT_6
                    EQU
                                              ;shift into carry
                    LSLA
                           BIT_7
                    RCC
                                               ;go check bit 7
                    ADDB #3
                                               ; add 2^(-6)
BIT_7
                    EQU
```

```
84
                         83
                     LSLA
                                                 ; shift into carry
                           BIT_8
                                                 ;all done so leave
                     BCC
                                                 ; add 2^(-7)
                     ADDB #2
BIT 8
                     EQU
                            S
                     LSLA
                                                ;shift into carry
                                              ;all done so leave ;add 2^(-7)
                     BCC
                            BIT_DONE
                     ADDB #1
BIT DONE
                     EQU
                            $
                                                 ; result in ACCB = 2x percent
;; THIS IS THE GLOBAL TRIP ROUTINE, CALLED BY ALL THE INDIVIDUAL TRIP ROUTINES
                     CALLED: MAX IDENT = phase causing trip or GF
TRIP_FLAG = value for trip indicator
::
                     RETURNS: nothing - reinitializes breaker code if no current for
::
                                                   more than 128 mSec.
;;
;;!!!!!!!!!!!!!!!!! TEMP USED !!!!!!!!!!!!!!!!!!!
                     EQU
GLOBAL TRIP
                     JSR RESET_COP ; resest the watchdog

BSET IFLAGS,TRIPPING ; set tripping flag so INST isn't run in interr

CLR T_250MS ; clear 250 mSec timer

TDV 4DFGSTART OF ONBOARD REGISTERS
                             #REGSTART
                     T.DX
                                                  ;GET START OF ONBOARD REGISTERS
                     BCLR PORTD, X, MEM CAP BIT
                                                       ;turn off LT memory cap charging
                     LDAA #$02
                                                get packet 2;
                      STAA PACKET PTR
                                                  ;tripping so only send packet #2
                     STAA PACKET HOLDER
                                                 :tripping so only send packet #2
                                            reset to byte 0 ;clear checksum to start again
                      CLR
                            BYTE PTR
                     JSR SERIAL ; go send first byte to tell of trip
LDAA RATING_PLUG ; check for UTS
ANDA #SWITCH_MASK ; mask unused bite
                      CMPA #$1C
                                                         ; compare to tester or RP
                            NO EE WRITE
                                                 ;if tester or UTS don't write to EE
                      BGE
JSR RESET COP ; reset the softdog timer ;: THIS SECTION PASSES ALL THE CURRENT DATA BEFORE WRITING TO EEPROM
                           #A_PHASE_RMS
#A_PHASE_TRIP_I
                                                ;GET POINTER FOR CURRENT ;get historical data pointer
                     LDX
                      T.DY
MOVE DATA
                      EQU
                      LDD
                            0,X
                                                  ;get current data
                      STD
                             0.Y
                                                  ;store it to history
                      LDAB
                            #$02
                                                  ; current is a 16 bit word
                      ABX
                                                  ;add to pointer
                      ABY
                                                  ;add to pointer
Square D Company - ADE Group - Jerry Baack - Leon Durivage
                                                                                       Date:8/16/89
SERIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING
```

```
; compare to odd byte
                        #OVPU SCRIN
                   CPX
                         HISTORY_CLASS_OVER
                                                  ; see if all data xfered
                   BNF.
                                             ;go past odd byte ;do it to me too
                   INX ·
                   INY
HISTORY CLASS OVER
                          EQU
                                             ; are we pointing past the last byte
                         SC PU GF PU
                   CPX
                                              ; no move next word
                          MOVE DATA
                   BLO
                          MAX_PHASE_I
                                              ; load max peak of phases
                   LDX
                                             ;get phase causing trip/max current
                   LDAB
                         MAX IDENT
                                             mask for trip phases only compare for GF trip cause
                         #$03
                    ANDB
                          #$03
                    CMPB
                                             trip not caused by GF;GF trip so save it to historical data
                          NOT_GF_CAUSE
                    BLO
                          GF_CURRENT
                    LDX
                    EQU
NOT GF CAUSE
                                             ; store to EEPROM saved RAM
                          LAST_MAX_I
                    STX
                          TRIP CAUSE
                                           :clear phase bits
                    CLR
                                            :get phases > ovld
                    LDAA OVPU_SCRIN
                                            mask all but ovld
                          #$38
                    ANDA
                    STAA TRIP_CAUSE
IDAA SC_PU_GF_PU
                                              ; save it
                                              ;SC pick up phases
                    ANDA #$07
                                              ;maskall but SCPU
                          TRIP_CAUSE
                                              ;combine
                    ORAA
                                              ;sc & ovld saved
                    STAA TRIP CAUSE
                                              ; onboard reg locations
                    LDX
                           #REGSTART
```

```
LDAA PORTA, X
                                        ; read restraints
                       $$06
                                        ;mask for restraint lines
                 ANDA
                                        ; compare for restr
                       $$06
                 CMPA .
                       NO_RESTRAINT
                                        ;no active restraints
                 BEQ
                       TRIP_CAUSE,$40
                                        ;both high = no restr
                 BSET
                 JMP
                       SAVE DATA
NO RESTRAINT
                 EQU
                                        ;set bit restraint is off
                 BCLR TRIP CAUSE, $40
                 EQU
SAVE DATA
                                        ;address the EEPROM for listening
                       ADDRESS WEE
                 JSR
                       WRITE EE
                                        ;go write to EEPROM
                 JSR
NO EE WRITE
                 EOU
                       RESET_COP
                                        ;go reset the COP
                 JSR
                                        ;TURN INTERRUPTS BACK ON
                 CLI
                 LDAB
                       MAX IDENT
                                        ;get max phase to send
                 ANDB
                       $$03
                                        :mask off unwanted data
                       #$03
                                        ;is this GF
                 CMPB
                       DO NORM_PEAK
                                        ;no GF don't do prebyte multiply
                 BLO
                       DO GE CONV
                                        ;go do GF xmit conversion
                 JSR
                 LDD
                       GF CURRENT
                                        :get conversion result
                       MAX PHASE I
CHECK_TRIP_V
                                        ;store to max phase/cause of trip current
                 STD
                                        ;go check trip voltage
                  JMP
DO NORM PEAK
                 EQU
                       ST_PEAK
                                        ;point to value
                 LDY
                       MAX_PHASE_I
                 LDX
                                        :point to storage
                                         ;go convert to xmit format
                  JSR
                       I_CONVERSION
                 EQU
CHECK TRIP_V
                 BRSET FLAGSS, KILL_WATCHDOG_BIT, KILL_TRIP_V: if soft trip don't send tri
signal
```

Square D Company - ADE Group - Jerry Baack - Leon Durivage

Date:8/16/89

SERIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING

```
LDAA PORTA, X
                                          ; read the portA lines
                        #TRIP_BIT_O
                                           ; check for trip bit
                  ANDA
                                           ;add in trip cause
                  ABA
                                           ;write out to portA
                  STAA
                        PORTA, X
                        PORTA, X, TRIP_BIT_O
CHECK_SERIAL ;
                                                 ;turn or keep trip volts on
                  BSET
                                           ; see if ready for next byte
                   JMP
                  EQU
KILL TRIP_V
                  BCIR PORTA, X, TRIP_BIT_O
                                                 ;low voltage kill trip signal
CHECK SERIAL
                  EQU
                  BRCLR SCSR, X, TRANSMIT_DONE, CHECK RESET
                                                              ; if TDRE is not set wait
                                           ;TDRE is set so transmit
                   JSR
                         SERIAL
                   EQU
CHECK_RESET
                                           ;get pointer for current A/D
                   ΤĎΧ
                         #HI_PHASEA
                   EQU
CHECK AGAIN
                                           ;get current A/D value
                   LDAB
                         0,X
                                           ; compare to A/D value of 10 - allow for noise
                   CMPB
                         #$10
                                           ;if lower check next phase
                         NEXT PHASE
                   BLS
                                         ; clear timer
                         T 250MS
                   CLR
                                           ;not time to re-initialize yeti
                   JMP
                         REPETE
                   EQU
NEXT PHASE
                                            ;by 1 for 8 bit words
                   INX
                                            ; compare to memory location
                         #NEW GF
                   CPX
                                           ; check until all phases have been checked
                         CHECK AGAIN
                   BLS
                         T 250MS
                                            ;get timer for reinitialize
                   LDAA
                                            ;if we go 128 mSec w/ no current initialize TU
                         RE_INIT
                   BMI
                   EQU
REPETE
                         NO_EE_WRITE
                                           ;play it again, Sam till we die.
                   JMP
                   EQU
RE_INIT
                                           ;no current flowing so reinitialize the TU 5
                         INITIALIZE
```

```
PAGE

ROUTINE TO CHECK VT LINE BEFORE TRIPPING

Called with IY set for delay (1 pass equals 7uSec.)
```

3,007,720

```
EQU
VT CHECK
                          #TRIP_SUPPLY
                                             ;get trip supply location
                   LDX
IS_CAP_CHARGED
                   EQU
                   BRCLR 0, X, TRIP_VOLTS_OK, RECHECK_CAP ; (7) if low voltage decrement & try
                          GLOBAL_JUMP
                                             ;return & trip
                   BRA
RECHECK CAP
                   EQU
                                             ; (4)
                   DEY
                          IS_CAP_CHARGED
                   BNE
                                             ; (3) check cap voltage again
                   EQU
GLOBAL JUMP
                                             ;start of registers
                   LDX
                          #REGSTART
                         PORTA, X, TRIP_BIT_O
GLOBAL_TRIP
                                                  ;TRIP BREAKER
                   RSET
                    .TMP
Date:8/16/89
Square D Company - ADE Group - Jerry Baack - Leon Durivage
SERIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING
:: THIS SUB ROUTINE IS CALLED EVERY 64 MS BY THE EXEC
;; IF PEAK SORT IS ABOVE PICK UP TABLE VALUE, PEAK SQUARE IS ADDED TO LT ACCUM
;; IT COMPARES THE LT ACCUM TO THE TRIP ACCUMULATION TABLE VALUE
 ;; IF THE LT ACCUM IS > TABLE, A TRIP SEQUENCE IS EXEXCUTED
                    CALLED: When all 3 phase RMS values have been computed
                    RETURNS: With any Long Time pick up flags set
 ;;
 ::
                                                    RESTORES: nothing!!
                    EQU
 LONG TIME
                           #LT PU TBL
                                            READ LT PU SW SETTING MASK OFF BIT ZERO
                    T.DX
                    LDAB LTPUSW
                           #MAX_SW_POS
                    ANDB
                                            ; SAVE SWITCH VALUE
                           TEMP
                     STAB
                                              ; SET X TO OFFSET IN LT PU TABLE
                    ABX
                                              ; PEAK FOR LAST 64 MS
; COMP TO TABLE SW POSITION
                    TDD
                           PEAK_SORT
                           0,X
                     CPD
                                              ; IN PICK UP STATE
                    BHS LT PICK UP ;
BCLR LT FLAGS, LT PU BIT
                                            :CLEAR PU STATE BIT SET X TO POINT TO 90% PU TBL
                           #LT PU90% TBL
                     LDX
                                              GET SAVED LT SWITCH VALUE
                     LDAB TEMP
                                              :ACCB IS SW INDEX
                     ABX
                           PEAK_SORT
                                              ; RELOAD PEAK SQUARE ROOT
                     LDD
                                              TEST FOR 90% PICK UP
                     CPD
                           0,X
                     BHS LT_GT_90% ;WE
BCLR LT_FLAGS,LT_PU90%_BIT
                                              ;WE ARE IN 90% PU STATE
                                                    ;CLEAR 90% PU BIT
                                              ; ALL DONE SPARKY
                           DO_SWITCHES
                     JMP
                     EQU
 LT_FICK_UP
                           LT FLAGS, LT PU BIT; SET STATE TO LT PICK UP
LT FLAGS, LT GTZ BIT ; SET LT ACCUM > ZERO BIT
LT_FLAGS, LT_PU90% BIT ; IF IN 100% STATE CANT'T BE IN 90%
                     BSET
                           LT_FLAGS, LT_GTZ_BIT
LT_FLAGS, LT_PU90% BIT
                     BSET
                     BCLR
                                             ;set index to start of 6811 registers
                            #REGSTART
                     LDX
                     BSET PORTA, X, LED BIT O ; we have pick up, so set led on
                            PEAK SORT
                                              SET X REGISTER FOR MULTIPLY
                     LDX
                                               SET Y REGISTER FOR MULTIPLY
                            *PEAK SORT
                     LDY
                                               SQUARE THE RMS ROOT
                     JSR
                            I SQUARE
                                               GET THE I SQUARE LOW WORD
                            RESULT+2
                     LDD
                                               :X POINTS TO LT ACCUM
:ADD I**2 TO LT ACCUM
:GET HI WORD OF CURRENT SQUARED
                            #LT ACCUM
                     LDX
                            ACCUM4_ADD
                     JSR
                     LDD
                            RESULT
```

;ADD HI WORD OF LT_ACCUM

STORE IN HI WORD OF LT_ACCUM

:LT DELSW ADDRESS IN Y :MULTIPLY BY 32,5 SHIFT LEFTS

DELAY TABLE START ADDRESS IN X

ADDD LT ACCUM

STD

LDX

LDY #LT

LT_ACCUM

#LTDELSW

#LT_DEL TEL

```
;CLEAR BIT 1 FOR DBL WORD INDEX
                   BCLR FLAGS$, WRD_ALIGN_BIT
JSR SET_TBL_INDX ; CF
JSR SET TBL INDX ; CREATE ;; COMPARE THE LT ACCUMULATOR TO THE DELAY TABLE
                                            CREATE 4 BYTE INDEX POINTER
                                         :1ST COMPARE VALUE IN Y ;COMP THE DOUBLE WORDS
                         #LT ACCUM
                   LDY
                         COMP_DBL_WORD
                   JSR
                                            ; IF ACCA >= 0 TIME TO TRIP
;LT_ACCUM >> TABLE DELAY VALUE
                   CMPA #00
                   BGE
                         LT_TRIP
                                           WE ARE STILL ALIVE
                   JM₽
                         DO_SWITCHES
                                                                             Date:8/16/89
Square D Company - ADE Group - Jerry Baack - Leon Durivage
SERIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING
                                            ;90% PICK UP SEQUENCE
                   EOU
LT_GT_90%
                   BSET LT FLAGS, LT PU90% BIT ; SET STATE TO 90% PICK UP
DO SWITCHES
                   EQU
; ** SWITCH COMMUNICATIONS MUST BE KEPT HERE OR TEMP MUST HOLD LT SWITCH VALUE**
                   JSR DO LT FLC SW COMM ; GO DO SERIAL COMM FOR SWITCHES
                                            RETURN TO MAIN FLOW
                   RTS
 EQU
LT_TRIP
                                            ; NO MORE INTERUUPTS PLEASE!
                   SEI
                         RESET_COP
                                            ;go reset the softdog
                   JSR
                          #REGSTART
                   LDX
                         TRIP STATUS BYTE, $70 ;CLEAR TRIP CAUSE
TRIP STATUS BYTE, $10 ;SET CAUSE OF TRIP AS LT TRIP
                   BCLR
                   BSET
                   EOU
COMMON LONG
                                         ;increment # of LT trips
                   LDAA LT TRIP CNT
                                          :mask off unused bits
                         #63
                   ANDA
                                            ;max trip #
                   CMPA #63
                                            ;if high bit clear leave
                          CLR LT TRIPS
                   BHS
                         LT_TRIP_CNT
GO_GLBAL
                                             still room - increment counters
                   INC
                                            ; continue
                   JMP
                   EQU
CLR LT_TRIPS
                                           ; clear counter for rollover
                         LT_TRIP_CNT
                   CLR
GO_GLBAL
                   EQU
                   BCLR FLAGSS, KILL_WATCHDOG_BIT
                                                         ;not a soft trip so clr kill bit
                                      ;onboard register locations
;get value to turn on LT trip line
                   LDX
                          #REGSTART
                   LDAA | LED_BIT_O
                                            turn line on
                    STAA PORTA, X
                   STAA TRIP_FLAG ;SAVE FOR TRIP OUTDICATOR
BSET LT TRIP_CNT,$40 ;cause of trip = long time
BCLR SC_TRIP_CNT,$40 ;cause of trip =! phase unbal
BCLR GF_TRIP_CNT,$40 ;cause of trip =! short circuit
BCLR GF_TRIP_CNT,$40 ;cause of trip =! gnd fault
                    BCLR SOFT TRIP CNT, $40 ; cause of trip =! soft dog LDY #DELAY 32MS ;
                          VT_CHECK
                                             GO CHECK TRIP VOLTAGE
                    JMP
 :: ADDS I**2 IN THE DBL ACCUM TO THE 4 BYTE ACCUM POINTED TO BY X
 :: X POINTS TO ANY 4 BYTE ACCUMULATOR
 ;; DBL REGISTER CONTAINS THE 16 BIT VALUE TO ADD TO THE ACCUMULATOR
                    EQU
 ACCUM4_ADD
                                             ; ADD DBL ACCUM TO LOW WORD
                    ADDD 2,X
                                             STORE LOW WORD OF 4 BYTE ACCUM
                    SID
                          2,X
                                             ; NO CARRY BIT, ALL DONE
                    BCC
                          ACCUM4 RET
                                             ;GET HI WORD OF 4 BYTE ACCUM
                    LDD
                          0,X
                                             ; ADD CARRY BIT TO HI WORD
                    ADDD
                          #1
                                             STORE DBL ACCUM IN HI WORD
                    STD
                          0,X
                           s
 ACCUM4_RET
                    EOU
                    RTS
```

```
;; THIS ROUTINE IS CALLED BY THE EXEC EVERY 12 MS
;; IF PEAK SORT IS BELOW PICK UP, IT WILL DEC LT_ACCUM BY ONE OF THE FOLLOWING ;; IF LT_ACCUM > 22 SECONDS IT WILL SUBTRACT LT_ACCUM/2**19 FROM: IT_ACCUM
;; ELSE IT WILL SUBTRACT LT_ACCUM/2**16 FROM THE LT_ACCUM
                    CALLED: According to description above
::
;;
                    RETURNS: Nothing, works on LT_ACCUM memory location.
;;
::
                    USES: ACCA, ACCB, IX RESTORES Nothing!!
FLC_DEC_ACCUM
LT_DEC_ACCUM
                    EQU
                    EOU
:: TEST FOR LT_ACCUM > 22 SECONDS
                          LT ACCUM ;LOAD HI WORD LT ACCUM
HI WORD IS ZERO ;is hi word = 0 branch
                    LDD
                    BEQ
                                               COMP TO 22 SECONDS
                    CPD
                           #$051C
                    BHI
                           LT GT 22SECS
                                              ;YES IT'S ABOVE 22 SECONDS
                                              ;lower so dec by 1/(2**16);GET LOW WORD OF LT_ACCUM
                           CONT IT DEC
                    BLO
                           LT_ACCUM+2
LT_GT_22SECS
                    LDD
                                               ;HI WORD =$051C,LOW WORD >0
                    BNE
                           CONT_IT_DEC
                                               ;low word = 0
                    JMP
HI WORD IS ZERO EQU $ :: SUBTRACT 1 FROM LOW WORD OF 4 BYTE ACCUM IF HI WORD =0 & LOW 	O 0
                          LT_ACCUM+2 ;GET LOW WORD OF 4 BYTE ACCUM
                    LDD
                           LT SUB 1
                                               ; NOT ZERO YET
                    BNE
                    BCLR LT_FLAGS, LT_GTZ_BIT
                                                    ; CLEAR LT_ACCUM GT ZERO BIT
                    RTS
                    EQU
LT_SUB_1
                     SUBD #1
                                               ; SUB ONE
                                               ; PUT IN LOW WORD OF 4 BYTE ACCUM
                           LT ACCUM+2
                     STD
                                               : NOT ZERO
                           LT RETURN
                     BNE
                                                   CLEAR LT_ACCUM GT ZERO BIT
                     BCLR LT_FLAGS, LT_GTZ_BIT
                     EQU
LT RETURN
                                               ; ZERO HI WORD, RETURN
                     RTS
CONT LT_DEC
                     EOU
                                               :SET X TO ADDRESS OF LT_ACCUM
:DEC LT_ACCUM BY 2**16
                           #LT_ACCUM
                     T.DX
                     JSR
                           SUB_2__16
                                               ; ALL DONE, RETURN TO EXEC
                     RTS
LT GT 22SECS
                     EQU
 :: SUBTRACT 2**19 FROM LT ACCUM
                                               :LOAD HI WORD OF LT ACCUM
                     LDD
                          LT ACCUM
                                                ;DIVIDE BY 2
                     LSRD
                                                ;DIVIDE BY 4
                     LSRD
                     LSRD
                                                ;DIVIDE BY 2 = 2**19
                                                ;SAVE 2**16 IN TEMP
                           TEMP
                     STD
                                                ;get LT_ACCUM
                           LT ACCUM+2
                     T.DD
                     SUBD TEMP
                                                ; subtract LTA/2^19
                     STD
                           LT ACCUM+2
                                                ; Save TO LT ACCUM
                           DONE_W_SUBT
                                                ;no carry needed so done
                     BCC
                                                SET X BACK TO LT ACCUM
                     LDX
                     DEX
                                               ; SET X BACK TO LT_ACCUM
                     STX
                            LT_ACCUM
 DONE_W_SUBT
                     EOU
```

Square D Company - ADE Group - Jerry Baack - Leon Durivage

Date:8/16/89

SERIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING

RTS

```
SUE 2 16 EQU $

LDD 2,X ;GET LOW WORD OF 4 BYTE ACCUM
SUBD 0,X ;SUBTRACT HI WORD OF 4 BYTE ACCUM
STD 2,X ;STORE LOW WORD OF 4 BYTE ACCUM
STD 2,X ;STORE LOW WORD OF 4 BYTE ACCUM
```

JMP BITS SET

EQU

LDX LDY

PHASE IN PU

```
; IF CARRY BIT CLEAR, ALL DONE
                      SUB RETRN
                 BCC
                                       GET HI WORD OF 4 BYTE ACCUM
                 LDD
                      0,x
                 SUBD #1
                                       ;SUBTRACT CARRY BIT
                                       ;STORE HI WORD OF 4 BYTE ACCUM
                       0,X
                 STD
SUE_RETRN
                 EQU
                 RT5
: ****THIS ROUTINE SETS THE PEAK RMS OF THE THREE PHASES ****
                CALLED: No values passed, uses square root memory values
                 RETURNS: With PEAK_SQRT holding maximum square root value
               USES: IX
                                             RESTORES: Nothing!!
                 EOU $
FIND_SQRT_PK
                                       ;get A phase root
;compare it to B phase
;if A is high or = branch
;else load B phase
                 LDX PHASA_SORT
CPX PHASB_SORT
                      CHECK PHASEC
                 BHS
                      PHASB_SQRT
                 LDX
CHECK PHASEC
                 EQU
                      PHASC_SORT
STORE_NU_PEAK
                                        ;compare to C phase
                 CPX
                                       ;if current double still high go store it
                 BHS
                      PHASC_SQRT
                                        ;else get phase C current
                 LDX
STORE NU_PEAK
                 EQU
                                        :store double to SQRT PEAK
:RETURN WITH DATA
                      PEAK_SORT
                 STX
                 RTS
:***THIS SECTION DOES THE COMMON SWITCH COMMUNICATIONS FOR LT & FLC SWITCHES***
                 CALLED: No variables passed to routine
                 RETURNS: LT_SWITCHES set to Long Time PU & delay values
                 USES: ACCA, ACCB
                                     RESTORES NOTHING!!
DO_LT_FLC_SW_COMM EQU
                  LDAA LTPUSW ;get PU position
ANDA #MAX SW POS ;mask off unwanted bits
                                       ; shift to low 3 bits
                  LSRA
                  LDAB LTDELSW
                                        get delay switch value mask off unwanted bits; shift to high 3 bits
                  ANDB #MAX_SW_POS
                  LSLB
                                        ; same as above
                  LSLB
Square D Company - ADE Group - Jerry Baack - Leon Durivage
                                                                     Date:8/16/89
SERIES III ELECTRONIC TR. SYSTEM SOFTWARE LISTING
                                        ;combine bits from ACCA & ACCB
                 ABA
                  STAA LT_SWITCHES
                                     ;save for xmit 10-4
 CALLED: Without any values passed
                 RETURNS: Overload pick up information for each phase in OVPU_SCRIN communication buffer memory.
                  USES: ACCA, ACCB, IX, IY
                                             RESTORES: Nothing!!
LT SERIAL BITS
                  EQU
                 BRSET LT FLAGS, LT PU BIT, PHASE IN PU ;if in PU find phases
BRSET LT FLAGS, LT PU90' BIT, PHASE IN PU ;if > 90' PU find phases
BCIR OVPU SCRIN, $3F ;clear all 90' & PU bits
JMP BITS_SET ;done so leave
```

#LT_PU_TBL . ;GET_TABLE LOCATION ;check 90 % pu

```
EQU
NOT MTR CODE
                   LDAB LTPUSW
                                            : READ LONG TIME PU SWITCH
                   ANDB #MAX_SW_POS
                                            ;mask off unused readings
                                            ;add offset directly to IX
                   ABX
                                            ;add it to IY
                   ABY
                   LDD
                         PHASA_SQRT
                                            ;get A phase square root
                   CPD
                         0,X
                                            ; compare to pick up
                         CLR COMM BITS
                                            ;if lower no pickup
                   BLO
                         OVPU SCRIN, $09
                   BSET
                                            ;set for A phase pick up
                         TRY BPHASE
                                           · : go check next
                   JMP
CLR_COMM_BITS
                   EQU
                   BCLR OVPU_SCRIN, $09
                                            ;clear PU bits
                   LDD
                         PHASA_SORT
                                            :get value
                   CPD
                          0,Y
                                            ; compare it
                   BLO
                          TRY BPHASE
                                            ;if low do next phase
                   BSET
                         OVPU SCRIN, $01
                                            ; set 09 % pu in communications
TRY BPHASE
                   EQU
                   LDD
                         PHASE SORT
                                            :get A phase square root
                                            compare to pick up; if lower no pickup
                   CPD
                          0,X
                          CLR_SER_BITS
                   BLO
                         OVPU SCRIN, $12
                   BSET
                                            ;set for A phase pick up
                   JMP
                          TRY_CPHASE
                                            ;go check next
                   EQU
CLR_SER_BITS
                   BCLR OVPU_SCRIN, $12
                                            ;clear PU bits
                   LDD
                          PHASE SORT
                                            get value:
                   CPD
                          0,Y
                                             :compare it
                                             ;if low do next phase
                   BLO
                          TRY CPHASE
                                            ; set 09 % pu in communications
                   BSET
                         OVPU_SCRIN, $02
TRY_CPHASE
                   EQU
                   LDD
                          PHASC_SQRT
                                            :get A phase square root
                                             :compare to pick up
                   CPD
                          0,X
                          CLEAR SER BITS
                                             :if lower no pickup
                   BLO
                          OVPU SCRIN, $24
BITS SET
                   BSET
                                             ;set for A phase pick up
                   JMP
                                             :go check next
CLEAR_SER_BITS
                   EQU
                   BCLR OVPU_SCRIN,$24
                                             ;clear PU bits
```

Square D Company - ADE Group - Jerry Baack - Leon Durivage

Date:8/16/89

SERIES III ELECTRONIC TRI. SYSTEM SOFTWARE LISTING

```
TDD
                  PHASC_SQRT
                                 ;get value
                                 ; compare it
                   0,Y
              CPD
                   BITS SET
                                 ;if low do next phase
              BIO
                   OVPU_SCRIN, $04
                                 ; set 09 % pu in communications
              BSET
BITS_SET
              EOU
              RTS
                                 return to calling routine
PAGE
;;!!!!! SHORT TIME ROUTINES START HERE !!!!!
              CALLED: Every llmSec. when a ST I^2 in delay calculation is needed
;;
              RETURNS: Returns with ST_ACCUM increased by Ipeak^2, or
                   never returns and trips the breaker.
::
RESTORES: NOTHING!!!!!
              EQU
ST_ISQ_IN
                                 POINT TO LATEST PEAK PHASE IN X REGPOINT TO LATEST PEAK PHASE IN Y REG
              LDX
                   #ST_PEAK
                   #ST PEAK
              LDY
              JSR
                   I_SQUARE
                                 ; MULT X TIMES Y
DOUBLE FOR INIT
              EQU
                   #ST ACCUM
              LDX
                                 ; SET X REG TO ST ACCUMULATER
                                 GET LOW WORD OF I SQUARE RESULT
              LDD
                   RESULT+2
                                 ;ADD I**2 TO 4 BYTE ST ACCUMULATER
                   ACCUM4_ADD
               JSR
                                 ; HI WORD OF I SQUARE
                   RESULT
              T.DD
```

5,089,928 98 97 BCLR ST_FLAGS, DOUBLE_ST_I2_BIT ;clear before rerun I^2 add DOUBLE FOR INIT ; go double I^2 accumulation JMP CALCULATE ST TRIP ;SET X REG TO ST I**2 DEL TABLE ;SET Y REGISTER TO ST DELAY SW #ST_ISQ_DEL LDX LDY STDELSW LDAA #32 ; MULT BY 16, SHIFT LEFT 4 FLAGSS, WRD ALIGN BIT ; SET FOR DBL WORD BOUNDARY REQUEST SET_TBL_INDX ; CALL TABLE INDEX ROUTINE BCLR SET_TBL_INDX #ST_ACCUM JSR ;1ST COMPARE VALUE IN Y LDY COMPARE ST ACCUM TO DELAY TABLE COMP_DBL_WORD **JSR** CMPA #00 ;ST_ACCUM >= TABLE DELAY ST_TRIP BGE ; RETURN FROM ST I**2 CODE TO MAIN RTS ;; CALLED: From any SHORT TIME routine that needs to generate a trip.

INST & LRC call the portion of this routine that starts at :: *::* DO SC_TRIP to finish setting up historic data before jumping :: to GLOBAL TRIP. :: RETURNS: Jumps to GLOBAL_TRIP with historic data locations ready to be stored to EEPROM. :: Square D Company - ADE Group - Jerry Baack - Leon Durivage Date:8/16/89 SERIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING RESTORED: NOTHING - TRIPS BREAKER USED: ACCA, ACCB, & IX EQU ST_TRIP :NO MORE INTERUUPTS PLEASE! :**THIS SECTION CONTAINS TRIP CODE FOR SHORT TIME. ********* EQU COMMON_ST BCLR SC_PU_GF_PU, \$07 LDX ST_TABLE_POS ;clear SC PU bits to set phase(s) > PU ;get saved table position
;get pick up value in double 0,X A PHASEX6 LDD CPD A PHASEX6 ;ccmpare to A phase for comm bits
BHI TEST NEXT PHASE ;if PU > value try next phase
BSET SC PU GF PU, S01 ;SET A PHASE SC BIT
FXI S 'TEST_NEXT_PHASE EQU B PHASEX6 ; compare to B phase for comm bits TEST C PHASE NEXT ; if PU > value try next phase CPD BHI SC_PU_GF_PU, 602 ; SET B PHASE SC BIT BSET TEST C PHASE NEXT EQU ; compare to C phase for comm bits C PHASEX6 CPD BHI DO SC TRIP ;if PU > value try next phase BSET SC PU GF PU, \$04 ;SET C PHASE SC BIT ;;****** INST & LRC TRIP USE COMMON CODE FROM THIS POINT ON *********** EQU DO_SC_TRIP :reset the softdog - keep it happy RESET COP JSR *REGSTART CLEAR TRIP CAUSE LDX TRIP STATUS BYTE, \$70
TRIP STATUS BYTE, \$20 BCLR :SET CAUSE OF TRIP AS SC TRIP BSET SC_TRIP_CNT #63 ;get # of trips
;max # trips to store LDAA ANDA ; compare to max # of trips Q4PA **#**63 CLR_SC_CNT SC_TRIP_CNT :clear count BHS ;increment # of SC TRIPS
;if high bit clear leave INC GC_GLOBAL JMP EQU CLR_SC_CNT SC_TRIP_CNT ; clear counter for rollover CLR EQU GO GLOBAL #REGSTART LDX IDAA #SC_RESTR_BIT_OUT : get value to turn on SC trip line

turn line on

STAA PORTA, X

```
99
                                                                                          100
                                                      ; save for trip outdicator display use
                       STAA TRIP_FLAG
                       BCLR LT_TRIP_CNT,$40 ; cause of trip =! long time
BCLR PU_TRIP_CNT,$40 ; cause of trip =! phase unbal
BSET SC_TRIP_CNT,$40 ; cause of trip =! short circuit
BCLR GF_TRIP_CNT,$40 ; cause of trip =! gnd fault
BCLR SOFT_TRIP_CNT,$40 ; cause of trip =! soft dog
                       BCLR FLAGSS, KILL_WATCHDOG_BIT
                                                                     ;not a soft trip so clr kill bit
                              DELAY_2MS
VT_CHECK
                                                      :get 2 mS delay
                       LDY
                                                      GO CHECK TRIP VOLTAGE
                        JMP
                            CHECK ST 12MS
::
                       CALLED: Every 12mSec to do Short Time peak function checks.
::
Square D Company - ADE Group - Jerry Baack - Leon Durivage
                                                                                              Date:8/16/83
SERIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING
                              No preset conditions are required for calling.
                              Motor Protection shares part of the same routine to
                               clear its peak LRC values.
                       RETURNS: Peak phase currents for all 3 phases are cleared. ST_PEAK is cleared. GF desense and ST pick up are set or cleared as
::
                               needed.
                                                            RESTORED: NOTHING !!!!!!
                       USED: ACCA, ACCB, IX
CHECK_ST_12MS
                       EQU
BRSET ST FLAGS, NO ST BIT, SHORT TIME NOT INSTALLED ; IF ST NOT INSTALLED JUST CLEAR STPU BIT DON'T CHECK FOR PU
                                                    ;get saved table position
                       LDX ST TABLE POS
LDD ST PEAK
CPD 0.X
                             ST PEAK ; get latest ST peak
0,X ; compare to pu tbl
SHORT_TIME_NOT_INSTALLED ; <= table
                                                                     ;<= table, no pick-up clear flac
                                                     if in STPU turn on super desense
                       BSET GF FLAGS, SUPER DESENSE ; turn on super desense
BRA SET_DESENSE_FLAG ; turn on normal flag
;;****** IF WE GET HERE WE DO NOT HAVE A SHORT TIME PICK UP *********
SHORT TIME_NOT_INSTALLED
                                                     EOU
                       BCLR ST FLAGS, ST PU BIT; WE DON'T HAVE A PU SO CLEAR IT BCLR SC_PU_GF_PU, $07 ; no pickup so clear all phase pickups
:; MOTOR PROTECTION WILL CALL AT THIS POINT TO CLEAR PEAK OF PHASES
                        LDD ST_PEAK ;GET PEAK OF LAST 11 mSEC
BRSET INST_FLAGS,INST_OFF_BIT,CHECK_FOR_3XP ;IF INST OFF DON'T CHE
LDX INST_TABLE_VAL ;get inst PU value
                       EQU $
LDD ST_PEAK
RETURN CLEARED
:: turn Desense ON or OFF as appropriate via the ST_PEAK value determined
 ;; in the MAIN task. This gives the desense a less reactive appearance.
                        CPD
                               0,X
                                                      ; compare to Inst pick up value
                               CHECK FOR 3XP
                        BLO
                                                      ; check for norm desense
                        BSET GF_FLAGS, SUPER_DESENSE ; turn on super desense
                                SET_DESENSE_FLAG ; turn on normal flag
                        BRA
CHECK_FOR_3XP
                        EQU
                        BCIR GF FLAGS, SUPER DESENSE ;if < 6xP turn super desense off CPD #DESENSE THRESHOLD; compare to Desense threshold BLO CLR_DESENSE ;if below - jump
 SET DESENSE_FLAG
                        EQU
                        BSET
                                GF_FLAGS, TURN_ON_DESENSE
                                                                      ;turn on desense
                                                   go clear ST peaks for next 11mS values
                        JMP
                                CLR_PK_VALS
CLR DESENSE
                        EQU
                               GF_FLAGS, TURN_ON_DESENSE
                        BCLR
                                                                      ;turn off desense
                               *REGSTART ;point to registers
PORTD, X, GF_DESENSE_BIT_OUT ; turn of
                        LDX
                        BCLR
                                                                      ;turn off desense
 CLR PK_VALS
                        EQU
```

GET VALUE OF 0 FOR PEAK RESET RESET ST PEAK FOR NEXT 12 MSEC PEAK

LDD

#00

ST_PEAK

5,089,928 101 102 Date:8/16/89 , Square D Company - ADE Group - Jerry Baack - Leon Durivage SERIES III ELECTRONIC TRI. SYSTEM SOFTWARE LISTING A PHASEX6 ;clear peak of A phase STD B_PHASEX6 ;clear peak of B phase ;clear peak of C phase STD C PHASEX 6 STD RTS ;STPU IS EITHER CLEARED OR LEFT SET SO RETURN CALLED: From a 36mSec. ST retention timer time out. :: RETURNS: ST accumulator cleared, ST I^2 out timer cleared, Unrestrained ST timer, & Double Accumulator flag cleared. :: USED: ACCA, & ACCB B RESTORED: NOTHING !!!!! EQU \$
LDAA #33 ST RETN TIMOUT ;st fast timer value = 33ms IDAA #33 ;St last timer value - 55ms
STAA ST FTIMER ;reset st fast timer to 33ms
LDD #SFFFF ;load timer null value
STD ST I2 OUT TIMER ;null I^2 out timer
STAA ST RETN TIMER ;null ST retention timer
EQU \$;clear I^2in accumulator here CLR_ST_ACCUM TDD #0000 ST_ACCUM ST_ACCUM+2 ;set hi word st accum to zero STD STD ST_ACCUM+2 ;set low word st accum to zero BCLR ST_FLAGS,DOUBLE_ST_I2_BIT ;don't double I^2 values RTS return to caller :: CALLED: From an 11mSec ST restraint timer time out. ;; :: RETURNS: SC_RESTRN_TIMER reset to \$FF. ;; :: USED: TX RESTORED: NOTHING !!!!!!!!! ;;

EQU \$ SC RESTRN_OFF ; IF WE GET HERE THERE ARE NO SC PICK UPS SO CLEAR SC RESTRAINT OUTPUT BCLR PORTA, X, SC RESTR BIT OUT ; clear restraint bit BSET SC RESTRN TIMER, \$FF ; set timer number to null RIS

;; ALL GROUND FAULT ROUTINES ARE HERE

;; CALLED: Every 2mSec. from breaker or motor protection code.

No preset conditions or values passed in any registers. ;; ;; RETURNS: Condition of GF restr in line. 2mSec. GF peak cleared. 2mSec GF peak is passed to the 13mSec GF peak location(maybe) GF pick up bit set if in pick up. GF switches stored for ::

communication purposes. Starts GF retention timer if needed, :: and appropriate GF delay timer/accumulator ::

Square D Company - ADE Group - Jerry Baack - Leon Durivage

Date: 8/16/89

SERIES III ELECTRONIC TRA. SYSTEM SOFTWARE LISTING

PAGE

USED: ACCA, ACCB, IX, & IY restored: NOTHING !!!!!!! CHECK_FOR_GF EQU #REGSTART LDX GET ONBOARD REGISTER START

```
BRCLR PORTA, X, GF RES IN, SET BIT ; IF WE HAVE GF REST IN SET BIT
BCLR MAX IDENT, GF REST ACTIVE ; NO GF REST SO CLEAR GF REST XMIT
JMP IS GF INSTALLED ; DONE SO CONTINUE WITH GF CHECKS
                      EOU
SET_BIT
                                                                 :RECEIVING GF REST SO SET GF REST
                      BSET MAX IDENT, GF_REST_ACTIVE
                             EQU
IS_GF_INSTALLED
                      BRCLR FLAGS$, NO_GF_BIT, SET_GF_PEAK ; BIT 0 SET, GO DO ST
                                                  GF NOT INSTALLED LEAVE GF SECTION
                             EXIT_GF
                      JMP
SET_GF_PEAK
                      EOU
                                              :LOAD CURRENT GF VALUE
:CLEAR 2msec GF PEAK MEMORY
                      LDAB CUR GF
                             CUR_GF
                      CLR
                            GF PEAK
                                                   COMPARE NEW GF TO GF PEAK DATA
                      CMPB
                      BLS GF INSTALLED
STAB GF PEAK
                                                   ; IF NEW VALUE IS LOWER ERANCH
                      BLS
                                                   :NEW IS HIGHER SO MAKE IT PEAK
GF_INSTALLED
                      EQU
                                                   ; READ SENSOR SWITCH IN THE B ACCUM
                      LDAB
                             SENSOR
                             #SWITCH MASK
                                                   ;mask bits above 1E
                      ANDB
                                                    :1A = max sensor
                      CMPB
                             #$1A
                              CONTINUE WITH GFPU CHK
                      BLS
                                                   ;load max sensor
                      LDAB
                              #S1A
CONTINUE_WITH_GFPU_CHK EQU
                                                   ;SUBTRACT $10, for 1600 A sensor
;if sensor < 1600A result is neg so branch
                              #S10
                       SUBB
                              SET_TO_ZERO
                       BMI
                                                    SHIFT ACCUM B TO THE RIGHT, DIVIDE BY 2
;16 BYTES IN TABLE FOR EACH SENSOR
                       LSRB
                       LDAA
                             #16
                                                    GET TABLE POSITION FOR THIS SENSOR
                       MUL
                                                    :GO ADD START OF TABLE, PLACED IN TEMP
                       JMP
                              ADD TEMP
:: CLEAR THE DOUBLE ACCUMULATOR IF SENSOR VALUE IS ZERO
SET_TO_ZERO
                       EQU
                       CLRA
                       CLRB
                       EQU
ADD TEMP
                                                    ;ADD GF_PU_TBL ADDRESS TO SENSOR CALCULATION
                       ADDD
                              #GF_PU_TBL
                                                    :TABLE POSITION IN DBL ACCUM, SET IN X REG.
                       XGDX
                                                    READ GF PICK UP SWITCH IN ACCUM B MASK ALL BITS EXCEPT VALID SWITCH BITS
                              GFPUSW
                       LDAB
                              MAX SW POS
                       ANDB
                                                    ; ADD SWITCH VALUE TO TABLE INDEX
                       ABX
                                                    ; save for comparison in GF 13mS routine
                              GF_TABLE_POS
                       STX
                                                    ; clear high byte
                       CLRA
                                                    GET PEAK OF GF VALUES FOR LAST 1/2 CYCLE COMPARE ATOD VALUE TO TABLE
                       LDAB GF PEAK
                       CPD
                               0,<del>x</del>
                                                    :ATOD IS ABOVE THE TABLE RUN GF ROUTINES
                               GF_PICK_UP
                       BHS
                               GF_OFF
                       JMP
                       EQU
GF PICK UP
                       #REGSTART ;6811 REGISTER BASE ADDRESS
BSET PORTA,X,GF RES_OUT ;TURN ON GF RESTRAINT
BSET GF_FLAGS,GF_PU_BIT ;SET_PU_BIT - WF_ENTE
BSET SC_PU_GF_PU_CAG
 : GF PICK UP CAN BE SET HERE BUT ONLY CLEARED IN THE 13 MSEC PEAK ROUTINE
                                                         TURN ON GF RESTRAINT LINE
                                                            :SET PU BIT - WE HAVE GFPU
                       BSET SC_PU_GF_PU,S40 ;SET BIT FOR GFPU IN XMIT BUFFER
 Square D Company - ADE Group - Jerry Baack - Leon Durivage
                                                                                         Date:8/16/89
 SERIES III ELECTRONIC TR.. SYSTEM SOFTWARE LISTING
 ;; set/reset the 11 mSec restraint time: & the retention timer
                                                    ;11 MS TIMER
                        IDAA #11
                        STAA GF RESTRN_TIME
                               $5000
                                                    ;5 Sec TIMER
                        LDX
                        STX GF_RETN_TIME
LDAB GFDELSW
ANDB #MAX_SW_POS
                                                    ; READ GF DELAY SWITCH ; MASK OFF BIT 0
 ;A1- THE LDAB ABOVE IS TO ALLOW TIME FOR THE SLEW RATE OF THE RESTRAINT OUT LINE
 The filter slows the restraint line down so much that 2mSec pass before TU realizes it is self restrained.
                                                     ;test for GFRI line active here (active low )
 IDX #REGSTART ; get start of onboard registers
BRCLR PORTA,X,GF RES_IN,GF RESTRN_DELAYS ; if GFRI active use restrain
;; WE DO NOT HAVE RESTRAINED DELAYS ,USE GF FAST TIMER

DEC. GF FILED
                                               decrement fast timer
                               GF_FTIMER
                                                  ;decrement fast timer
;timer != 0 branch .
                               GF FTIMER
EXIT GF
                        DEC
```

BGT

JMP

GF_TRIP

;else go trip

```
GF RESTRN DELAYS
                   EQU
; Al THE VALUE IN ACCB FROM BEFORE TEST GF DELAYS IS USED HERE SO BE CAREFUL
                    CMPB #06
                                            ; IF > 6,I**2 DELAY
;IT IS GF I**2 IN - RUN ON 13mSEC TIME FRAME
                          EXIT GF
                    BHI
;; GROUND FAULT RESTRAINED FIXED DELAYS, CHECK FOR ACTIVE TIMER
LDD GF_LONG_TIME ; get Isq out timer
                    CPD
                          #SFFFF
                                            :do we even have a timer
                    BEQ GF_SCHED_TIMER ; go start a timer
BCLR GF_LONG_TIME, T_INACTIVE_BIT ; wake timer up if asleep
                    JMP
                          EXIT GF
                                            CONTINUE IN MAIN FLOW
GF SCHED TIMER
                    EQU
                    LDX
                          #GF_FIXED_DEL
                                            GET START LOCATION OF FIXED DELAY TABLE
                    LDY
                          #GFDELSW
                                             GF SWITCH ADDRESS
                    LDAA
                          #8
                                             ;MULT BY 8 FOR # OF ENTRIES PER ROW
                          FLAGS$, WRD_ALIGN_BIT
                    BSET
                                                  ;1 WORD BOUNDARY
                                            ; CALL INDEX ROUTINE
                          SET_TBL_INDX
                    JSR
                    LDX
                          0, X
                                             ;LOAD TIMER VALUE FROM TABLE
                                             ;save to timer
;DONE GO BACK TO MAIN FLOW
                    STX
                          GF LONG TIME
                          EXIT_GF
                    JM₽
GF OFF
                    EQU
EXIT_GF
                    EQU
                          $
                    RTS
                                             :return to main/motor routine
;;----- END OF MAIN GROUND FAULT ROUTINE -----
; :
                    CALLED: Every 13mSec. from main/motor flow when a GF I^2 in accum
::
                          calculation is needed.
::
                    RETURNS: Either updated accum, value or never returns and trips
::
                          the breaker. If sensor is greater than 1600 Amps a branch
::
                          is taken to execute exception code.
Square D Company - ADE Group - Jerry Baack - Leon Durivage
                                                                             Date:8/16/89
SERIES III ELECTRONIC TR. SYSTEM SOFTWARE LISTING
RESTORED: NOTHING !!!!!!!!!!!!!!!!!!
                   EQU
GF_ISQ_IN
                   LDAB SENSOR
                                            ;read GF sensor code
                   ANDB #SWITCH_MASK
                                            ; mask it to max switch
                   CMPB
                         #$1A
                                            ;1A = 4000A sensor none bigger
                         CONT_GFISQ_CALC
                   BLS
                   IDAB #$1A
                                            ;load max sensor
CONT_GFISQ_CALC
                   EQU
                   CMPB
                        #$12
                                            ;compare to 2000A frame
                        GF_SPECIAL
                                            ;if OE or > frame size is => 2000A
:: THE FOLLOWING CODE IS THE NORMAL GROUND FAULT I SQUARE SOFTWARE
NORMAL_GF_ISQ
                   EOU
                                            :get GF peak in ACCA
                   LDAA GF_PEAK
                                           ;move GF peak to ACCB
;square it, ACCD = ACCA * ACCB
;use RESULT as a holding register
                   TAB
                   MUL
                         RESULT
                   STD
ADD_IT_AGAIN
                   EQU
                         #GF ACCUM
                                           ;set X to the gf accumulater
;add i**2 to 4 byte gf accumulater
                   LDX
                         ACCUM4_ADD
                   JSR
                   BRCLR GF FLAGS, DOUBLE 12 BIT, CHECK 12 TRIP
                   BCLR GF FLAGS, DOUBLE 12 BIT ; clear double bit
LDD RESULT ; get saved value back
                   æ
                         ADD_IT_AGAIN
                                            ;double I^2 value for init time
CHECK_I2_TRIP
                   EQU
                                            ;address of gf i**2 table in X
;address of gf delay switch in Y
;MULT BY 16, SHIFT LEFT 4
                         #GF ISQ DEL
                   LDX
                   LDY
                         #GFDELS₩
                   IDAA #32
```

```
5,089,928
                      107
                                                                          108
                                            BIT ;set for double word boundary ;call table index routine
                   BCIR FLAGSS, WRD ALIGN BIT
                         SET_TEL_INDX
#GF_ACCUM
                   JSR
                   LDY
                                            :Y points to gf_accum
                         COMP_DBL_WORD
                   JSR
                                            ; comp gf_accum to delay table
                   CMPA
                         #00
                   BLT
                         NO TRIP RETURN
                                             ;not tripping so return
                                            :GF ACCUM >= DELAY TABLE
                   JMP
                         GF_TRIP
NO TRIP RETURN
                   EQU
                   RTS
                                            :return to main flow
;; THE FOLLOWING CODE IS THE SPECIAL GF CODE FOR SENSOR => 2000 AMPS
:: JUMPED TO WITH ACCB HOLDING THE SENSOR SIZE OF THE BREAKER
GF_SPECIAL
                   EQU
                         #$12
                                             :convert to 0,2,4,6 for >= 2000A frame
;SAVE (SENSOR - $0E) IN TEMP
                   SUBB
                   STAB
                         TEMP
                   LDX
                          #MAX_GF_ATOD_TEL
                                            get location of max GF table
                   ABX
                                             ;add frame offset to location
                   LDD
                                             ;cet max GF value
                   CMPB GF PEAK
                                             :compare GF to max GF value
                   BHS
                         NORM ADD
                                             :if GF < max GF run normal square
SPECIAL_GF_ISQ
                   EQU
                   LDX
                          #MAX GF ISQ TEL
                                             :GF PEAK > max allowed get max allowed
                                             :GET (SENSOR - $0E) FROM TEMP
:ADD SENSOR OFFSET INTO INDEX
                   LDAB
                   ABX
                                             :get max GF^2
                   LDD
                          0, x
Souare D Company - ADE Group - Jerry Baack - Leon Durivage
                                                                             Date:8/16/89
SERIES III ELECTRONIC TRI: SYSTEM SOFTWARE LISTING
                                            ;use result as holding reg, temp in use alread
                         RESULT
                   STD
                         ACCUMUL_8
                   JMP
                                            ; go add to G.F.A.
NORM_ADD
                   EQU
                                            ;get GF value
;move it to ACCA
                   LDAB
                         GF PEAK
                   TEA
                   MIII.
```

```
;square it double now has GFI^2
                          RESULT
                   STD
                                             ; use result as holding reg, temp in use alread
ACCUMUL 8
                   EQU
                          #GF_ACCUM
                   LDX
                                             ; ADDRESS OF GF ACCUMULATER
                   JSR ACCUM4 ADD ; ADD GF I SQUARE TO THE GF ACCUMULATER BRCLR GF_FLAGS, DOUBLE_I2_BIT, CHECK_SPEC_I2_TRIP
                          GF FLAGS, DOUBLE 12 BIT ; clear double bit
RESULT ; get saved value back
                   BCLR
                   LDD
                    JMP
                          ACCUMUL 8
                                             :double I^2 value for init time
CHECK SPEC 12 TRIP
                          EQU
;; NOW CALCULATE THE INDEX INTO THE GF_ISQ DELAY TABLE TO TEST FOR TRIP
                          READ_BREAKER_SW : : go read the breaker type
                   JSR
                          #$08<sup>-</sup>
                   CMPB
                                             ;mask off bit 4
                   BHS
                          GOOD ERKR
                                             ;if PE or > value is good
                   LDAB
                          #$08
                                             ;set for PE
GOCD_BRKR
                   EQU
                   SUBB
                          $508
                                             :subtract PE & below Brkrs
                   BNE
                          NOT A PE
                                             :PE breaker type is 8
                    CLRA
                                             ;set top byte of ACCD to 0
                   LDAB
                          TEMP
                                             get sensor size
                                             ;brk= 1s PE2000
                   BEQ
                          ADD DELSW
                          LDX
                    JMP
                   EOU
NOT_A_PE
                   LSRB
                                             ; divide by 2 for 0,1,2 values
                    ADDB
                          TEMP
                                             :ACCB = sensor + masked brkr type
                   LDAA
                          #16
                                             ;16 bytes per row entry
                   MUL
                                             :ACCD = row offset for brkr & sensor
ADD_DELSW
                   EQU
                   ADDD
                          #GF_I_SQ DEL TBL ;add table location
                   XGDX
                                             ;move ACCD to IX
READ DELAY VALU
                   EQU
: AT THIS POINT IX POINTS TO THE CORRECT ROW OF THE CORRECT I^2 IN DELAY TABLE
                   LDAB GFDELSW
                                             :get the del switch setting
                         #MAX_SW_POS
                                             ;mask off bit 0 & high nibble ;align for GF I^2 table
                    ANDB
                    SUBB
                          $508
```

```
T.STR
                                                    ; values are 4 bytes so shift left (2x)
CHECK_FOR_GFTRIP EQU
                      LDY
                              #GF ACCUM
                                                    ;get accumulator location
                              COMP_DEL_WORD
                       JSR
                                                    ;go compare accumulator to trip value
                      CMPA #00
                                                    ; compare
                              GF_TRIP
                      BGE
                                                    ;if positive trip
                      RIS
                                                    :return from routine
;;
                      CALLED: From any Ground Fault routines that are allowed to generate
::
; ;
                              a Ground Fault trip'
::
                      RETURNS: Doesn't - trips the breaker.
Square D Company - ADE Group - Jerry Baack - Leon Durivage
                                                                                         Date:8/16/89
SERIES III ELECTRONIC TR.. SYSTEM SOFTWARE LISTING
                     USED: ACCA, & IX
                                                          RESTORES: NOTHING :!!!!!!!!!!!
SF_TRIP
                      EQU
                             $
                                                   ; NO MORE INTERUUPTS PLEASE!
                      SEI
                             RESET COP
                                                    :stroeb SD
                      JSR
                      BSCIR TRIP STATUS BYTE, $70 ; CLEAR TRIP CAUSE
BSET TRIP STATUS BYTE, $40 ; SET CAUSE OF TRIP AS gf TRIP
BSET MAX_IDENT, $03 ; clear max phase
                      IDAA GF TRIP CNT
ANDA #63
                                                   ;get # of trips
;max # trips to store
                                                   ; check for max trips
                      CMPA #63
                                                   ;clear count
                      BHS
                             CLR GF CNT
                            GF_TRIP_CNT
G_GLBAL
                      INC
                                                   ;increment # of SC TRIPS
                                                   ;go set up for jump to global trip
                      JMP
                      EQU
CLR_GF_CNT
                                              · ; clear counter for rollover
                            GF_TRIP_CNT
                      CLR.
                      EQU
G GLEAL
                      LDX
                             #REGSTART
                      LDAA #GF_RES_OUT
                                                   :get value to turn on GF trip line
                      STAA PORTA, X
                                                   turn line on
                                                   ; save for display
                      STAA
                             TRIP FLAG
                      STAA TRIP_FLAG ; save for display
BCIR LT_TRIP_CNT,$40 ; cause of trip =! long time
BCIR SC_TRIP_CNT,$40 ; cause of trip =! short cir
BSET GF_TRIP_CNT,$40 ; cause of trip = gnd fault
BCIR SOFT_TRIP_CNT,$40 ; cause of trip =! soft dog
                                                  ;cause of trip =! long time
;cause of trip =! phase unbal
;cause of trip =! short circuit
;cause of trip = gmd fault
                      BCIR FLAGSS, KILL WATCHDOG BIT
LDY #DELAY 32MS ;get 32
                                                                  ;not a soft trip so clr kill bit
                                                   ;get 32mS delay
;GO CHECK TRIP VOLTAGE
                             VT_CHECK
                       JMP
    ********************* CHECK GF 13MS ************************
::*
;;
                      CALLED: Every 13mSec. from main or motor flow code.
::
::
                      RETURNS: GF peak cleared, GFPU set/cleared as appropriate, communications bit set/cleared as needed, and sleeps I^2 out
                              timer if needed.
::
                      USED: IX, ACCA, ACCB
                                                         RESTORED: NOTHING !!!!!!!!!!!!
         ***********************
CHECK_GF_13MS
                      EQU
                             GF_TABLE_POS
                                                    :get GFPU table position in IX
                      LDX
                                                    ; clear high byte
; GET PEAK OF GF VALUES FOR LAST 13 mSEC
; COMPARE ATOD VALUE TO TABLE
; ATOD IS ABOVE THE TABLE LEAVE PU ON
                      CLRA
                      LDAB GF_PEAK
                              O,X
                       CPD
                      BHS
                              GF_IN_PU
                      BCLR SC PU GF PU, GF PU BIT ; CLEAR PU BIT IN XMIT BUFFER BCLR GF FLAGS, GF PU BIT: CLEAR PU BIT BSET GF LONG TIME, T INACTIVE BIT ; put timer to sleep
                       EOU
GF_IN_PU
```

CLR GF_PEAK RTS

;CLEAR FOR NEW 13mSEC GF PEAK ; RETURN TO CALLING LOCATION

. PAGE

Square D Company - ADE Group - Jerry Baack - Leon Durivage Date:8/16/29

SERIES III ELECTRONIC TRL. SYSTEM SOFTWARE LISTING

```
CALLED: When the GF restraint timer times oct.
::
::
                RETURNS: GF restraint timer set to $FF. (RESET VALUE)
::
;;
                USED: IX
                                           RESTORED: NOTHING !!!!!!!!!!!!!
;; THIS CODE CAN ONLY BE REACHED VIA A 11 MS GF RESTRAINT HOLD TIME OUT
GF_RESTRN_OFF
                EQU- $
                LDX
                      #REGSTART
                BCLR PORTA, X, GF RES_OUT
BSET GF_RESTRN_TIME, $FF
                                          CLEAR GF RESTRAINT OUTPUT BIT
                                           :SET TIMER NUMBER TO NULL
;;
                CALLED: When the GF retention timer counts down to 0 after a GF pick
;;
                      up. No registers are passed into the routine.
;;
                RETURNS: GF accumulator cleared, restrained delay timer set to $FFFF, unrestrained timer set to 33, and the DOUBLE_I2 bit cleared
::
::
;;
                USED: ACCA, ACCB
                                           RESTORED: Nothing
::
GF_RETN_TIMOUT
                EQU
                LDD
                     #0000
                      GF_ACCUM
                STD
                                      :CLEAR HI WORD OF GF ACCUMULATER
                STD GF_ACCUM+2
LDAA #33
                                      :CLEAR LOW WORD OF GF ACCUMULATER
                                      ;34 MS GF FAST TIMER VALUE
STAA GF FTIMER ;SET IN GF FAST TIMER ;; CHECK FOR GROUND FAULT FIXED DELAY TIMER ACTIVE, IF SO THEN CANCEL IT
                                    GET NULL VALUE
                LDD #$FFFF
                      GF_LONG_TIME
GF_RETN_TIME
                STD
                                      : RESET FIXED RSTRN DELAY
                STD
                                      ; NULL RETENTION TIMER
                BCLR GF_FLAGS, DOUBLE_I2_BIT ; don't double I^2 calculations
                RTS
              PAGE
::
                CALLED: From long time accum calculation, serial data conversion
::
                      routine, & locked rotor routines with IX and IY pointing to the memory location of the 16 bit multiplier and multiplicand.
::
::
::
::
                RETURNS: Result of the multiplication in 32 bit location called RESULT
                      If called at I_SQUARE the routine will do an I^2 on the values,
                      (!!!! both IX & IY must point to same location for In2 !!!!).
                USED: ACCA, ACCB, IX, IY
::
                                                 RESTORED: IX & IY return as set
::
```

Square D Company - ADE Group - Jerry Baack - Leon Durivage

Date:8/16/89

SERIES III ELECTRONIC TR. SYSTEM SOFTWARE LISTING

calculated.

```
USED: ACCA, ACCB, IX, IY
                                                     RESTORED: IX
***************
                  PSEUDO CODE FOR MEAN/SQUARE ROUTINE
;*****
                  ;#include<stdlib.h>
;#include<stdio.h>
; #include < math. h>
;int x, pass, min_pass, max_pass, avg_pass, z, i; /*global variables*/
;long sum_tbl[3], avg, pass_sum, rms_mean, rms_sqroot, w, guess[16] - {255, 443,\
572, 677, 768, 849, 923, 991, 1055, 1116, 1173, 1228, 1279, 1330,\
1379, 1425, 1471, 1511}; /* global variables*/
;avg()
; {
                  int y;
:
                  long temp1, temp2, temp3, result, remainder, temp rt:
                  /*routine dependant variables*/
                  rms_mean = sum_tbl[x] / 128; /*find mean of sums for current channel*
                  y = rms_mean / 131072; /* find lookup table position*/
                  y = y & 17: /* mask off any high bits*/
                  rms_sqroot = guess[y]; /* get guess into rms_sqroot */
                                                /* start of iteration loop */
                        templ = rms_mean / 256; /* take only upper 16 bits */
                        temp2 = (rms_mean % 256)/16; /* mask off low nibble of low byte
                        temp3 = rms_mean - (temp1 * 256 + temp2 * 16); /* get final rema
                        result = templ / rms_sqroot; /* get result of initial division*/
                        remainder = templ % rms_sqroot: /* get remainder */
Square D Company - ADE Group - Jerry Baack - Leon Durivage
                                                                       Date:8/16/89
SERIES III ELECTRONIC TRIF JYSTEM SOFTWARE LISTING
                       temp2 += (remainder * 16); /* shift remainder and add next 4 bi
                       result = result * 16 + temp2/rms_sqroot; /* get 2nd result */
                       remainder = temp2 % rms_sqroot; /* get 2nd remainder */
                       temp3 += (remainder * 16); /* get next dividend */
                       result = result * 16 + temp3 / rms_scroot; /* final result */
                        remainder = temp3 % rms_sqroot: /* final remainder */
                        remainder *= 2; /* double the remainder */
                 if(remainder >= rms_sqroot) /* if remainder > .5 increment result */
                       result++;
                       result = (result + rms_sqroot) / 2; /* find next guess */
                       temp_rt = rms_sqroot; /* temporary storage */
                       rms_sqroot = result; /* put result into rms_sqroot for next
                                                     iteration */
                      remainder = abs(result - temp_rt); /* find guess & iteration
                                                                 difference */
```

```
117
                                         /* end of do/while loop */
;
                  while (remainder > 1); /* iterations are +/- 1 */
;
;}
                 /* end of average/square root routine */
AVG:
                 LDD
                        0, X
                                         ; get high word for 0 check
                  BNE
                        CONT_AVG
                                         ;if not 0 continue
                  LDD
                        2,X
                                         ;get low word & check for 0
                  CPD
                        #$7F
                                         ; low 7 bits get masked off so $7F = 0
                                         ; if > $7F do square root
                  BHI
                        CONT AVG
                                         :get 0 for result
                  LDD
                        #0000
                        RMS_SQROOT
                                         :store 0 for result
                  STD
                  RTS
CONT_AVG:
                                         ;shift low byte for carry (mult by 2)
                  LSL
                        3, X
                  ROL
                        2,X
                                         ;rotate next byte for carry
                  ROL
                        1,X
                                         ;rotate to pull in carry
                                         ;rotate to get carry bit
                  ROL
                        0, X
                                         change word boundary to drop lowest byte; store into mean variable location
                  LDD
                        1.X
                  STD
                        RMS_MEAN_LW
                                         ;get high byte of average
                  LDAB
                        0, X
                  CLRA
                                         ; clear out high byte for mean value
                  STD
                        RMS_MEAN
                                         ;store high byte of the mean
                  PSHX
                                          ; save X for later use
                       AVERAGE IS FINISHED BEING CALCULATED ****
                  LSLB
                                          ;shift left for guess value
```

Square D Company - ADE Group - Jerry Baack - Leon Durivage

Date: 8/16/89

FEFIES III ELECTRONIC TRIP J.STEM SOFTWARE LISTING

```
LDY
                           #GUESS
                                                ; load Y with GUESS location
                                                ;add in offset from accb
                     ABY
                                                ;load indexed guess into IX ;store off initial guess (in case of luck)
                     LDX
                           0.Y
                           RMS_SQROOT
                     STX
: IFCAL:
                           RMS_SQROOT
                    LDX
                                                ;reload guess
                                                ;get mean for dividend ;do the division
                     LDD
                           RMS_MEAN+1
                     IDIV
                     LSLD
                                                ;start shifting to clear low
                     LSLD
                                                ; nibble to bring in next
                     LSLD
                                                ; nibble to continue division process
                     LSLD
                                                ;all shifts done low nibble is clear
                     STD
                           REMAINDER
                                                ;save remainder for use
                     XGDX
                                                ; put ACCX into ACCD to work with quotient
                     LSLD
                                                ;start shifting quotient
                     LSLD
                                                :to make room for next
                                                division result:
                     LSLD
                                                ; least significant nibble now clear ; store off the result
                     LSLD
                     STD
                            RESULT
                     LDAB
                           RMS MEAN+3
                                                 ;get low byte of mean value
                                                 ;do 4 shifts to move
                     LSRE
                     LSRB
                                                 ; the high nibble to
                                                 ; the low nibble
                     LSRB
                                                 ; shifts are all done
                     LSRB
                     CI.RA
                                                 :clear out high byte
                                                 ;add remainder to low nibble for new dividend ;get divisor again for next divide
                     ADDD
                           REMATNOER
                     LDX
                            RMS_SQROOT
                     IDIV
                                                 :divide
                     LSLD
                                                 ; shift the remainder
                                                 ; to make room for
                     LSLD
                     LSLD
                                                 ; the final nibble
                     LSLD
                                                 :low nibble now 0
                                                 ;store off remainder for later use
                     STD
                           REMAINDER
                                                 :swap to get quotient into ACCD
                     XGDX
                                                 ;add new result to last result
                     GOCA
                           RESULT
                                                 ;do four shifts
                     LSLD
                     LSLD
                                                 ; to make room for
                     LSLD
                                                 ; the next nibble
                     LSLD
                                                 ;shifting all done
                           RESULT
                                                 :save the result
```

Date: 8/16/89

SERIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING

```
STD
                    RMS SQROOT
                                    ;store last iteration
                                    ;move old root into ACCD
               XCDX
               SUBD RMS SQROOT
                                    ;find the difference between old & new
               ADDD #0001
                                    ;add 1 to allow +/-1 bit difference
                    #0002
                                    ;is result <=2
               CPD.
               BLS
                    QUIT
                                    ;if so we're close enough
                    SQRCAL
                                    ;otherwise try again
               JMP
CUIT
               EOU
               PULX
                                    :restore ACCY
                    #0000
               LDD
                                    :get value to clear
                                    ; clear high word of squared sums
               STD
                    0,X
               STD
                     2,X
                                    ; clear low word
               RIS
. PAGE
  ******* ROUTINE TO CONVERT DATA FROM GF TO PHASE VALUES ***********
;;
               CALLED: From GF communications routine to begin conversion of data fro
::
                    raw A/D format to serial comm. format.
               RETURNS: This routine goes to the I_CONVERSION routine to finish
                     converting from A/D values to serial format values. Passes
                     GF CURRENT to next routine as storage for result.
RESTORED: NOTHING !!!!!!
DO GF_CONV
               EQU
                LDAA
                    GF PEAK
                                    get peak of GF
                STAA
                                    store for use
                     TEMP+1
                CLR
                                    ;clear high byte & GO DO IT
                     TEMP
                                    :get peak current location
                LDY
                     #TEMP
                    #GF_TO_PHASE
MUL_16X16
RESULT+1
                LDX
                                    ;get conversion value location .
                JSR
                                    :do conversion
                IDD
                                    :get result/256 for integer math
                     TEMP
                                     ; save for conversion to xmit value
                STD
                BSET GF_FLAGS,USE_XS_BIT :set bit for 1xS in I conv routine
                                    get location of converted value get muit buffer location
                     TEMP
                LDY
::
                     IY - LOCATION OF CURRENT TO CONVERT to serial format.
::
                     IX - LOCATION TO STORE CONVERTED CURRENT INTO (USUALLY XMIT
::
                      BUFFER) .
::
                     SENSOR SIZE AND RATING PLUG ARE USED TO DETERMINE THE
                     CONVERSION VALUE.
;;
                     USE_XS_BIT is set if conversion is done on a GF value.
::
```

```
RETURNS: Current in serial format in memory location pointed to by IX.
::
;;
                 USED: ACCA, ACCB, IX, IY
                                                     RESTORED: NOTHING !!!!!!!!
::
::
;;****
          ****************
                                                               Date:8/16/89
Square D Company - ADE Group - Jerry Baack - Leon Durivage
SERIES III ELECTRONIC TRIP SISTEM SOFTWAPE LISTING
I CONVERSION
                 EQU
                  PSHX
                                        ; save storage location for later use
                                       ;read the sensor size
;mask unused bits
;max sensor size
                  LDAB SENSOR
                  ANDB SWITCH MASK
                  CMPB #$1A
                       MULT_BY_14
                  BLS
                                        ;sensor is OK go multiply
                  IDAB #S1A
                                        ;load max sensor
MULT BY 14
                  EQU
; ACCE IS ALREADY SET FOR A WORD MULTIPLY SO ACCA EQUALS # OF WORDS
                  IDAA #14
                                        ;14 words per row
                  MUL
                                         ;find correct starting row
                  ADDD #CURRENT_CONV_TBL ; add to start of conversion multiplier table
                  XGDX
                                         :put into IX for index use
                  BRCLR GF_FLAGS,USE XS_BIT,READ_THE RPLUG ;if GF bit clear read the RP
LDAB #$IA ;get value for GF calculations
JMP WE_HAVE_PLUG ;go do calculations
READ THE RPLUG
                  EQU
                  IDAB RATING PLUG : read rating plug value
ANDB #SWITCH_NASK :mask it
CMPB #$1C :check for UTS or PROD tester
BLO WE HAVE PLUG :we have an honest to goodness RP
                  LDAB #00
                                        ;if tester default to .4 multiplier
WE HAVE PLUG
                  EQU
                        $
                  XΞX
                                        ;add plug to row offset - points to value
                       MUL_16X16
                  JSR
                                         ;go do multiplication
;;******RESULT IS NOW IN 32 BIT RESULT LOCATION******
                                  ;get storage location
;get result low byte
                  PULX
                  LDD
                       RESULT+1
                      CPD
                  BLS
                  LDD
SERIAL DATA OK
                  EOU
                  LSLD
                                         ; clear low bit, shift high bit to carry
                  LSRB
                                         :shift low byte back to 7 bits
                  ANDA #$7F
                                         :mask off high bit
                  STD
                        0,X
                                         :store high byte
                  RTS
                                         ; YO JOE WE'RE DONE - GO HOME
::
                  CALLED: Once every second, no values are passed to routine.
                  RETURNS: Sensor and Breaker type information in serial comm. buffer fo
                        transmission.
::
::
                  USED: ACCB
                                               RESTORED: NOTHING !!!!!!!!
::
                           ------
                  EQU $
BCLR MAX_IDENT,$3C
SEMSOR_BREAKR
                                        :clear breaker type in xmit byte
                  JSR
                       READ BREAKER SW
                                        ;shift into correct position for xmit byte ;combine with max phase data
                  LSLB
                  ORAB MAX IDENT
```

```
STAB MAX_IDENT
LDAB SENSOR
                                              ;store back to xmit byte ;read the sensor
                          #SWITCH_MASK
                    ANDB
                                              mask it
                    CMPB
                          #SlA
                                               ;check for > max sensor
                          SHIFT_IT
                    BLS
                                               ;sensor ok shift it
                    LDAR #S1A
                                               ;load good sensor
SHIFT IT
                    EQU
                    LSRB
                                               ; shift for correct position in byte
                          SENSR_TU_ID ; save to xmit buffer
SENSR_TU_ID, HARD_VERSION ; hardware is version 1.3
                    STAB
                    BSET
                    RTS
                                              ;all done go back to main
              ;;
;;
                    CALLED: Every .25 Sec. to check LTPU LED. No conditions are passed
                            into the routine. Routine reads Long Time flags for its
                           decisions.
                    RETURNS: Long Time LED either on or off depending on condition of
;;
                          Long Time pick up flag.
::
                    USED: IX
                                                            RESTORES: IX not changed
::
                   CHECK_LED
                    EQU $
                    LDX #REGSTART ;set index to start of 6811 registers
BRCLR LT_FLAGS,LT_PU_BIT,TRY_90% ;if pickup bit is off try 90%
BSET PORTA,X,LED_BIT_O ;we have pick up,so set led on
                    RTS
TRY 90%
                    EQU
                    BRSET LT_FLAGS, LT_PU901_BIT, TOGL_LED
                                                                 :if 90% pick up go toggle le
                    BCLR PORTA, X, LED_BIT_O ; else no pickup, so turn led off
                    RIS
                    EQU
TOGL LED
                    BRSET PORTA, X, LED_BIT_O, CLEAR_LED
BSET PORTA, X, LED_BIT_O ; led is now off, so turn it on
                    RTS
CLEAR LED.
                    EOU
                    BCLR PORTA, X, LED_BIT_O ; turn led off
                    RTS
::
                    CALLED: Every 7mSec. in normal operating mode, or as fast as possible
                            if breaker is in a tripping/tripped condition.
                    RETURNS: No values, only sends a byte out the SPI & SCI ports.
::
::
                    USED: ACCA, ACCB, IX
                                                      RESTORED: NOTHING !!!!!!!!!
::
;;
                    COMMENTS:
THE CALLING ROUTINE IS RESPONSIBLE TO MAKE SURE THE SCI REGISTER: IS CLEAR BEFORE CALLING THIS ROUTINE (TDRE in SCSR is set)
                    This routine automatically runs through transmit buffer and sends data out according to the serial comm spec.

Data is sent out SPI & SCI ports.

Data is sent out in 8 byte packets.
                    Data transmission is in groups of rotating packets: packet 0-1-2, 0-1-3, 0-1-4, 0-1-5, 0-1-6, 0-1-7,
Square D Company - ADE Group - Jerry Baack - Leon Durivage
                                                                                   Date:8/16/89
SERIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING
then repeated from 0-1-2, 0-1-3, ...
; !!!!!!!!!!!!!!!!!!! TEMP USED !!!!!!!!!!!!!!!!!!!!!!!!!!!
;
; Initial section checks byte pointer for byte 0, 6, or 7 exception bytes:
                    Byte 0 is always trip status byte & packet #.
                     Byte 6 is the trip unit address - upward compatability.
                     Byte 7 is always the checksum of the previous bytes.
                     Bytes 1 thru 5 are trip unit data, see serial comm. spec for details.
```

```
126
                   EQU
SERIAL
                          #SERIAL_BUF
                   LDX
                                             ;pointer for serial buffer
                   LDAB BYTE_PTR
                                             ;pointer for byte to send
                          SEND_STATUS_BYTE : if byte = 0 send status byte
                   BEO
                   CMP3 ‡06
                                             ;if byte = 6 send address
                   BEQ
                          SEND ADDRESS
                                             ; send address right before check sum
                   BHI LINDA_SUE
                                            ; send checksum and go to next packet
; This section picks the correct byte from the correct packet, saves the ;pointer to check for word wide conversion conflicts, and masks the high bit of the byte being sent (bytes 1-5).
                   LDAB PACKET_PTR
LDAA #5
                                            ; keep set to packet 0
                                             ;5 data bytes/packet
                   MΠ.
                                             :get packet base
                   ADDB BYTE_PTR
                                             ;add pointer to correct byte
                   ARX
                                             ;add to serial buffer base
                          SERIAL_POINTER
                   STX
                                             :store for compare for 2 byte values
                   INC
                         BYTE_PTR
                                             ;set for next byte
                   INC BYTE
                                             ;put byte in ACCA
                   ANDA #$7F
                                             ;mask off high bit
                         DO CHECKSUM
                    JMP
                                            ;go do checksum before transmission
SEND STATUS BYTE EQU
ORAB
                   STAB
                   BSET
                          TRIP_STATUS_BYTE,$80 ; set high bit to indicate byte 0
                   LDAA 0,X
                                             get status byte
                          BYTE_PTR
                   INC
                                             :point to next byte
                          CHECK SUM
                                             ; new packet - clear checksum ; start checksum
                   CLR
                        DO_CHECKSUM
SEND ADDRESS
                   EQU
; not used in present series3 communications
                        BYTE PTR
                   INC
                                     ;set for next byte
                   LDAA ADDRESS
ANDA #57F
JMP DO_CHECKSUM
                                             ; load the address into ACCA
                                             ;mask off high bit
                                             ;go do checksum before transmission
LINDA SUE
                   EQU
Clears byte and serial pointers, checks for packet pointer increment, and if tripping locks at packet 2. Does housekeeping for pointers.
                          BYTE PTR
                                             ; new packet so clear byte pointer
                   CLR SERIAL POINTER+1 ; clear pointer to 0 before checksum LDAA PACKET_PTR ; get packet pointer
                                             :get packet pointer
```

Square D Company - ADE Group - Jerry Baack - Leon Durivage

Date:8/16/89

SEPIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING

```
INC PACKET
                                                ;packet = 0 so increment to 1
                     BEQ
                     CMPA #01
                                                ;if packet is 1
                    BEQ LOAD NEXT PACKET ;get next packet from packet holder LDAA TRIP_STATUS_BYTE ;are we in trip
                                                ;mask all but trip bits
                     ANDA #$70
                                                ;if = 0 we are not tripping
                            NORM DATA
                     BEO
                                                ; is this test data ; yes transmit normally
                     CMPA
                            #S70
                            NORM DATA
                     BEO
                     JMP
                            SEND PACKET2
                                                ;no we are tripping
                     EQU
NORM_DATA
                            PACKET PTR
                     CLR
                                                ;no trip so clear packet pointer
                            SEND_CHECKSUM
                     JMP
                                                ;go send the checksum
INC_PACKET
                    EQU
: handles constant transition of packet 0 to 1. Bypassed if tripping
                            PACKET PTR ;packet pointer = 0 set to 1
SEND_CHECKSUM : ;go send the checksum
                    INC
                    , JMP
```

LOAD NEXT PACKET EQU : Packet holder keeps track of packets 2-7. Packet pointer is used to point

```
into the correct position in the Serial buffer for the packet being sent. Packet pointer values will follow a 0-1-2, 0-1-3, 0-1-4...
                   pattern. Hope the pattern looks familiar.
                   LDAA PACKET_HOLDER
                                           ;get next packet to send
                   STAA PACKET PTR
                                            ;store to pointer for use
                   Q∙PA
                         #07
                                            :if packet = 7
                   BLO
                         NOT_TO_TOP_YET
                                            ;don't reset not at top of buffer yet
                   LDAA
                                            ;load reset value
                         ±2
                   STAA PACKET_HOLDER
                                           ; save it to packet holder
                         SEND_CHECKSUM
                   M
                                            ;packet holder is reset go send checksum
NOT_TO_TOP_YET
                   EQU
                   INC
                         PACKET_HOLDER
                                            ;packet != 7 so increment packet
                         SEND CHECKSUM
                                           ; go send checksum
                  EQU
SEND PACKET2
; When tripping, we come here. "It's a good place to eat."
;load packet 2 for trip communication ;save to packet pointer for use
                   IDAA #2
                   STAA PACKET PTR
BSET TRIP STATUS
                         TRIP STATUS BYTE, $82
                   BSET
                                                 :set status byte
:: *****NOW GO AHEAD AND SEND THE CHECKSUM********
SEND CHECKSUM
                   EQU
                   LDAA CHECK_SUM
                                           ;get the checksum
                                            ;clear high bit
                   ANDA #$7F
                   JMP
                         DO PARITY
                                            ;go check parity
DO CHECKSUM
                   EQU
; value to send is transferred to ACCB then checksum value is added to it
                   and stored back for next calculation.
                                            ; MOVE ACCA TO ACCB FOR CHECKSUM TESTING
                   ADDB CHECK SUM
                                           :add byte to checksum
Square D Company - ADE Group - Jerry Baack - Leon Durivage
                                                                            Date: 8/16/89
SERIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING
                   STAB CHECK_SUM
                                          ;save result to checksum buffer
DO PARITY
                  EOU
; Temp holds the number of high bits for parity generation. ACCB is set to 9
                   since all parity checking is done after checking for ACCB = 0.
                   CLR
                        TEMP
                                           ; clear location for checksum counting
                   \alphac
                                           ;clear carry for parity testing
;set for 9 shifts
                   LDAB #09
PARITY CHK
                   EOU
                         S
                   RORA
                                           ; put bit zero in carry bit
                   DECB
                                           ; have we done all 8 bits?
                         PARITY SET
                                           :ACCB = 0 on 9th shift so parity is done
                   BEQ
                   BCC
                         PARITY_CHK
                                           ; this bit is a zero
                   INC
                         TEMP
                                           ; this bit is a one
                   JMP
                         PARITY_CHK
                                           ; do all 8 bits
PARITY SET
                  EQU
; Parity bit is set or cleared here depending on the 0 bit of TEMP.
; Bit 0 = 1 set parity bit, bit 0 = 0, clear parity bit.
                   BSET SCCR1, X, $40
                                           ;no, so set parity bit on
                   JMP
                         TRANSMIT
                   EQU
CLR P BIT
                   BCLR SCCR1, X, $40
                                           ;bits are even clear parity bit
                   EQU
TRANSMIT
; data should be all set up by here so send it to SPI & SCI transmit registers.
                   LDAB SCSR, X
STAA SCDR, X
                                           ;read SCI status register
                                           ;put data in sci data register & clr TDRE
```

:read SPI status register LDAB SPSR, X ; read data to clear SPIF flag (SPI finished) LDAB SPDR, X ;store to start transmission STAA SPDR.X

EQU SERIAL DONE RTS

::

:: ::

::

::

leave

:******THIS ROUTINE RESETS THE INST TIMER TO 100 MSEC AFTER AN INITIAL 100ms.

CALLED: When the INST_RESET_TIMER reaches 0.

RETURNS: INST_TIMER reset to 200, or leaves if an active counter is

encountered.

RESTORED: NOTHING !!!!!!!!! USED: ACCA

::

INST_TIMER_RST EQU

BRSET INST_FLAGS, I_TIMR_BIT, GO_TO_MAIN :if there is an active timer

;get value to reset timer to 100 mSec LDAA #200

:reset the timer

STAA INST_TIMER EQU GO_TO_MAIN

Square D Company - ADE Group - Jerry Baack - Leon Durivage Date:8/16/89

SERIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING

IDAA #\$FF ;get value to m STAA INST_RESET_TIMER ;null the timer ;get value to null reset timer

RETURN TO MAIN RTS

. PAGE

; INTERRUPT: routine to handle Output Compare Register Interrupts ; THIS OUTPUT COMPARE REGISTER INTERRUPT IS PROGRAMMED TO OCCUR CONTINUOUSLY : EVERY 500 MICRO SECONDS OR .5 MILLISECONDS.

THE INTERRUPT CODE DOES THE FOLLOWING:::

; EVERY HALF MILLISECOND

- 1. CLEAR TIMER INTERRUPTS AND RESET THE OUTPUT COMPARE REGISTER TO ANOTHER 500 MICRO SECONDS BY ADDING 970 DECIMAL TO THE CURRENT FREE RUNNING 16 BIT TIMER COUNTER (970 takes into account interrupt latency time).
- 2. IF THERE ISN'T A SOFTDOG TRIP, STROBE HARDWARE WATCHDOG BIT ON.
- 3. INITIATE THE ATOD HI GAIN READ.
- 4. READ AND STORE ALL 3 LOW GAIN A/D CHANNELS & MEMORY CAP.
- : 5. TURN SPI OFF AND TURN DESENSE ON OF OFF AS REQUIRED
 - 6. RUN INSTANTANEOUS TIMER AND PICKUP
 - 7. READ EACH PHASE OF HI GAIN ATOD COMPARE EACH PHASE TO THE MAXIMUM HI GAIN VALUE OF HEX F6 TO SELECT HI OR LOW GAIN A/D VALUE TO SUM INTO RMS SQUARED SUMMATION TABLE
- ; 8. READ THE GROUND FAULT ATOD VALUE
- ; 9. RESET A/D HARDWARE FOR READING LOW GAIN CONTINUOSLY.
- 10. TEST THE ONE MILLISECOND BIT. IF BIT IS ON GOTO 11

ELSE GOTO 13

; EVERY ONE MILLISECOND

- : 11. INCREMENT ALL FIXED DELAY TIMERS BY ONE MILLISECONDS.
- : 12. GOTO 14
- : 13. DECREMENT ALL VARIABLE QUE TIMERS BY ONE MILLISECOND.

```
: 14. STROBE HARDWARE WATCHDOG OFF, SET PORT BIT LOW.
; 15. TURN SPI ON.
; 16. RETURN FROM TIMER INTERRUPT.
T1_INTERRUPT
                   EQU
                          #REGSTART :set 6811 io base register address
                   LDX
Square D Company - ADE Group - Jerry Baack - Leon Durivage
                                                                            Date:8/16/89
SERIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING
                  IDAA TFLG1,X
STAA TFLG1,X
                                           ;release all current interrupts
TCNT, X
                  LDD
                                           get timer count
                                           ;(970 * .5usec) + 30 usec= 500usec interrupt
;load back into output compare register 1
                  ADDD #970
                        TOC1,X
                   STD
;; strobe the watchdog bit high on each 500 usec interrupt
BRSET FLAGS$, KILL_WATCHDOG_BIT, LOW_GAIN_RD; if we are in trip don't str
                  BSET PORTA, X, WATCHDOG_BIT :set watchdog bit high
;; NOW SET THE ATOD FOR HI GAIN READ
;--- THE AREA BETWEEN THE COMMENTED "A" MUST TO BE KEPT TOGETHER. THE A/D ---
;--- CONVERTER IS SWITCHED FROM LOW TO HIGH GAIN AND THE LOW GAIN VALUES ---
;--- MUST BE READ WITHIN 64 USEC OR THEY WILL BE OVER WRITTEN WITH HIGH ----
                  GAIN VALUES----
LOW_GAIN_RD
                  EQU $
                  LDAA #$30
STAA ADCTL,X
                                           GET VALUE TO SET FOR HIGH GAIN A/D READ
; Store & peak detect routine take 8uS/phase, A/D conversions take 16uS/phase

LDAA ADR1,X ;READ LOW GAIN A/D A PHASE

STAA L PHASEA ;STORE A PHASE A/D TO RAM

CMPA LAST APHASE ;compare to last
                  BLS DO BEE
STAA LAST_APHASE
                                           ;if lower or same don't mess
                                           ;if higher save new value
DO BEE
                   EQU
                   LDAA ADR2,X
                                            ; READ LOW GAIN A/D B PHASE
                                            STORE B PHASE A/D TO RAM
                   STAA L_PHASEB
                   CMPA LAST_BPHASE
                                           ; compare to last
                   BLS
                        DO CEE
                                            :if lower or same don't mess
                   STAA LAST_BPHASE
                                           :if higher save new value
DO CEE
                   EQU
                   LDAA ADR3,X
                                            : READ LOW GAIN A/D C PHASE
                   STAA L_PHASEC
                                            ;STORE C PHASE A/D TO RAM
                   CMPA LAST_CPHASE
                                           ; compare to last
                                           ;if lower or same don't mess
                        RD_MEM_RATIO
                   BLS
                   STAA LAST_CPHASE
                                            ;if higher save new value
; THE VALUES LAST A, B, CPHASE ARE LOW GAIN PASSED OUT WITHOUT 6x MULTIPLE *: THESE VALUES ARE USED ONLY IN SHORT TIME 6 MULTIPLIED BEFORE USE *****
RD MEM RATIO
                   EQU $
                  IDAA ADR4,X
STAA MEM RATIO+1
                                            ; READ MEMORY RATIO A/D
                                            ;STORE MEMORY RATIO A/D TO RAM
BSET DDRD, X, S3E ;set portD for all available outputs here BSET PORTD, X, SCL+SDA ;set data & clock lines high
                   BRCLR GF_FLAGS, TURN_ON_DESENSE, FINISH_PORTD
                   BSET PORTD, X, GF_DESENSE_BIT_OUT ; turn on the desense line
FINISH_PORTD
                   EQU $
BCLR SPCR, X, $40
                   BCLR SPCR,X,$40 ;kill SPI and enable PORTD
BRCLR IFLAGS,TRIPPING,I_INSTANTANEOUS
JMP WAIT_FOR_HI_ATOD ;if we are tripping don't run INST
```

I INSTANTANEOUS

```
BRSET INST FLAGS, I TIME BIT, CHK I TIMER ; if discriminator on timer i BRCLR INST FLAGS, INST OFF BIT, CHK I TIMER ; INST = on, check timer

JMP WAIT FOR HI ATOD ; wait for hi gain A/D
CHK_I_TIMER
                       EQU
                       BRCLR INST_FLAGS, I_TIMR_BIT, CHK_INST_PU ; no timer so check PU
:: IF WE GET HERE THE TIMER MUST BE ACTIVE
                                                     ;get INST timer
                       LDAA INST_TIMER
                                                     ; sub 1 ms from inst timer
                       DECA
                                                     ;timer = 0, so reset INST function
;get timer for compare
                              RESET_TIMER
INST_TIMER
                       BEO.
                       STAA
                              # (2*90)
                                                     : Is inst timer above 90ms
                       CMPA
                                                     ;NO, so check for INST PU
                              CHK_INST_PU
                       BLS
                              INST CNTR 4 ; reset inst pick up count WAIT_FOR_HI_ATOD ; yes, so forget instantaneous
                       CLR
                       JMP
;***** IF TIMER IS 0; RESET INST TIMER, TIMER FLAG, AND PICK UP COUNTER *****
RESET TIMER
                       EQU
                                                     reset inst pick up count GET RESET VALUE FOR INST TIMER
                       CLR
                               INST CNTR 4
                       IDAA # (2*100)
STAA INST_TIMER
                                                      reset inst timer to 100 ms
                       BCIR INST_FLAGS, I_TIMR_BIT ; make timer not active
:**** THIS SECTION GETS THE INST PU LOCATION FROM MEMORY STORED POINTERS *****
                       EOU
CHK INST_PU
                                                      ;get table row & column in IX
                               INST_TABLE_VAL
                       LDX
                                                      ;get INST PU value in ACCA for compare
                       LDAA
                               1,X
                              L PHASEA
                                                      ;compare to A phase
                       CMPA
                                                      ;if phase current greater we have P.U.
                               INST_PICK_UP
                       RT.S
                       CMPA L PHASES
                                                      ; compare to B phase
                       BLS
                               INST_PICK_UP
                                                      ;if phase current greater we have P.U.
                       CMPA L PHASEC
                                                      :compare to C phase
                              INST PICK_UP
                                                      :if phase current greater we have P.U.
                       PLS
                               INST CNTR 4
                                                      ;reset inst pu counter
                       BCLR INST_FLAGS, INST_PU_BIT ; clear inst pu bit
                               WAIT FOR HI ATOD ; GO wait for A/D to get done
                        JMP
INST PICK_UP
                       EOU
                       BSET INST FLAGS, INST PU BIT ; set inst pu flag
BSET INST FLAGS, I TIME BIT ; set inst timer active bit
LDX #REGSTART ; set 6811 io reg base in x
                       BSET PORTA, X, SC RESTR BIT_OUT
INC INST_CNTR 4 ;step pr
LDAB INST_CNTR 4 ;get_cu
                                                                     :set restraint output
                                                step pu counter
                                                      :get current inst pu counter
                        CMPB
                                                      :test for limit of 2
                               #2
                       BLO WAIT FOR HI ATOD ; not reached 2 yet
THIS SECTION RUN ONLY IF WE ARE TRIPPING
                       BCLR SC PU GF PU, $07 :clear before setting phase(s) > SCPU CMPA L PHASEA :check if A phase > INST PU
                                                     ;check if A phase > INST PU
;if A phase low check B phase
                        BHI
                               CHECK B FOR PU
                                                     ;set bit for A phase > SC PU
                        BSET SC_PU_GF_PU,$01
CHECK_B_FOR_PU
                        EQU
                                                      ;check if B phase > INST PU
;if B phase low check C phase
                        CMPA L PHASEB
                               CHECK_C_FOR_PU
                        BHI
```

Square D Company - ADE Group - Jerry Baack - Leon Durivage Date:8/16/89

SERIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING

```
135
                                                                    136
LDAA L_PHASEA
                                         ; check if A phase max
                  CMPA L PHASEB
                                         ; check if B phase max
                  BHI
                       IS_C_INST_PEAK
                                         ;A is > so branch
                                         :B is phase max
                 LDAA L PHASEB
                 EQU
IS_C_INST_PEAK
                  CMPA L PHASEC
                                         ; check if C phase max
                       C ISNT INST PEAK ;previous is > so branch L_PHASEC ;B is phase max
                  BHI
                  LDAA '
                                         ;B is phase max
C ISNT INST PEAK
                  EQU
                  LDAB #06
                                       - :get multiplier
                  MUL
                                         ;do it
                  STD
                       ST_PEAK
                                         ; save max current of trip
                TSX
                                         :move stack pointer to IX
                  LDAB
                                         :9 bytes are on stack so load ACCB
                                         ;add 9 to stack pointer
                  XEA
   TXS ; put it back in the Stack Pointer
                                         :set so don't interrupt tripping
                  SEI
                  LDY
                        *ST_PEAK
                                         ;point to value
                        #MAX_PHASE_I
                  LDX
                                         :point to storage
                  JSR
                        I_CONVERSION
                                         ;go convert to xmit format
                  JMP
                        DO_SC_TRIP
                                         ;tripping so leave don't finish A/D
                       ATOD READ TO COMPLETE
;;; W A I T
               F O R
ADR1+REGSTART
                                         GET PHASE A HIGH GAIN A/D
                  STAB HI PHASEA
                                         ; save value for check in trip routine
                  CMPB #$F6
                        USE HI PHASEA
                  BLS
                  ; use the low gain A/D value for I^2 summation
                  LDAA L_PHASEÁ
                       ≢6
                  LDAB
                  MUL:
                  STD
                        CUR PHASEA
                  JM₽
                        DO_PHASEA_SUMMATION
                                              ;go do I^2 summation
USE_HI_PHASEA
                  EQU
                        CUR PHASEA
                  CLR
                  STAB
                        CUR_PHASEA+1
                                          ; PUT IN CUR ATOD PTR TABLE
DO_PHASEA_SUMMATION
                        EOU 
: AT THIS POINT EITHER LOW OR HIGH GAIN HAS BEEN STORED TO CUR PHASEA FOR USE TBA ; move low byte to ACCA for 0 check
                  BEQ
                        LAST_A_ADD
                  MUL
                                          ;multiply low byte by low byte
                  ADDD
                        RMS_SUMSQ_1
                                          :add double to low 16 bits
Schare D Company - ADE Group - Jerry Baack - Leon Durivage
                                                                        Date:8/16/89
SERIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING
                  STD
                       RMS_SUMSQ_1
                                         ; save it
                       HI WORD OK
                 BCC
                       RMS_SUMSQH_1
                                         ;if carry set increment ;the high byte
                 LDX
                  INX
                       RMS_SUMSQH_1
                                         ; and save it
                  STX
HI WORD OK
                  EQU
                       CUR_PHASEA+1
                                        ;get low byte
;get high byte for 0 check
;if high byte = 0 we's done
                 LDAA
                       CUR_PHASEA
A_I_SQUARE_DONE
                  LDAB
                  BEO
                  MUL
                  LSLD
; result is shifted to multiply by 2 - same as 2 multiplies 6 an add

ADDD RMS_SUMSQH_l+1 ; add low * high to middle 16 bits
                       RMS_SUMSQH_1+1
LAST_A_ADD
                  STD
                                         ; and save it
                  BCC
                       RMS_SUMSQH_1
                  INC
                                         ; Carry was set, increment the high byte
LAST_A_ADD
                  EQU
                       CUR_PHASEA ;get high byte
A_I_SQUARE_DONE ;if 0 we're finished
                 LDAA
```

;move to ACCB

BEQ

TAB

5,089,928 137 138 MΠ. ;multiply for last value ADDD RMS_SUMSQH_1 ;add to high 16 bits STD RMS_SUMSQH_1 ;store back to accumulator I SQUARE DONE EQU : -- AT THIS POINT A PHASE I^2 SUMMATION IS FINISHED AND B PHASE IS STARTED ** LDAB ADR2+REGSTART GET PHASE B HIGH GAIN A/D STAB HI PHASEB ; save value for check in trip routine CMPB #\$F6 BLS USE HI PHASEB ;; USE LOW GAIN PHASEB SQUARE IT & ADD TO THE SUM OF PHASEB SQUARES LDAA L_PHASEB **#**6 LDAB MUL STD CUR PHASES JMP DO_PHASEB_SUMMATION ;go do I^2 summation USE HI PHASEB EQU CLR · CUR PHASEB STAB CUR_PHASEB+1 DO PHASEB SUMMATION **EQU** ; AT THIS POINT EITHER LOW OR HIGH GAIN HAS BEEN STORED TO CUR PHASEB FOR USE TEA ;move low byte to ACCA for 0 check BEQ LAST_B_ADD MIII. ;multiply low byte by low byte ADDD RMS_SUMSQ_2 ;add double to low 16 bits RMS_SUMSQ_2 STD ; save it BCC HI WORD B OK LDX RMS_SUMSQH_2 ;if carry set increment INX the high byte ;and save it STX RMS_SUMSQH_2 EQU HI_WORD_B_OK LDAA CUR_PHASEB+1 :get low byte LDAB CUR_PHASEB ;get high byte for 0 check BEQ B_I_SQUARE_DONE ;if high byte = 0 we's done MUL LSLD : result is shifted to multiply by 2 - same as 2 multiplies & an add ADDD RMS_SUMSOH_2+1 STD RMS_SUMSOH_2+1 ;add low * high to middle 16 bits ; and save it Scuare D Company - ADE Group - Jerry Baack - Leon Durivage Date:8/16/89 SERIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING BCC LAST B ADD RMS SUMSOH 2 INC :Carry was set, increment the high byte EQU LAST_B_ADD LDAA CUR PHASEB ;get high byte ;if 0 we're finished B_I_SQUARE_DONE BEQ TAB ;move to ACCB MUI. ;multiply for last value ADDD RMS_SUMSQH_2 ;add to high 16 bits STD RMS_SUMSQH_2 store back to accumulator B I SQUARE DONE EQU : ** AT THIS POINT B PHASE I'2 SUMMATION IS FINISHED AND C PHASE IS STARTED ** LDAB ADR3+REGSTART GET PHASE C HIGH GAIN A/D STAB HI PHASEC ; save value for check in trip routine #\$<u>F</u>6 **CMPB** USE_HI_PHASEC BLS ;; USE LOW GAIN PHASEC, SQUARE IT AND ADD IT TO THE PHASEC SQUARE SUM IDAA L PHASEC LDAB MUL STD CUR PHASEC DO_PHASEC_SUMMATION ;go do I^2 summation JMP EQU USE HI_PHASEC CUR PHASEC CLR CUR_PHASEC+1 STAB DO_PHASEC_SUMMATION EOU ; AT THIS POINT EITHER LOW OR HIGH GAIN HAS BEEN STORED TO CUR PHASEC FOR USE ;move low byte to ACCA for 0 check TBA LAST_C_ADD BEQ ;multiply low byte by low byte
;add double to low 16 bits MUL

ADDD RMS_SUMSQ_3

STD

BCC LDX

INX

STX

RMS_SUMSO_3 HI_WORD_C_OK

RMS_SUMSQH_3

RMS SUMSQH 3

;save it

; the high byte

; and save it

;if carry set increment

```
5,089,928
                            139
                                                                                               140
HI WORD_C_OK
                        EQU
                         LDAA CUR_PHASEC+1
LDAB CUR_PHASEC
                                CUR_PHASEC+1 ;get low byte
CUR_PHASEC ;get high byte for 0 check
C_I_SQUARE_DONE ;if high byte = 0 we's done
                         BEO
                        MUL
                         LSLD
; result is shifted to multiply by 2 - same as 2 multiplies & an add

ADDD RMS_SUMSQH_3+1 ; add low * high to middle 16 bits

STD RMS_SUMSQH_3+1 ; and save it

BCC LAST_C_ADD
                                RMS_SUMSQH 3
                         INC
                                                        :Carry was set, increment the high byte
LAST_C_ADD
                         EOU
                         LDAA CUR_PHASEC
                                CUR_PHASEC :get high byte
C_I_SQUARE_DONE :if 0 we're finished
;move to ACCB
                         BEQ
                         TAB
                         MUL.
                                                         :multiply for last value
                         ADDD RMS SUMSQH 3
                                                         ;add to high 16 bits
                                RMS_SUMSQH_3
                         STD
                                                         :store back to accumulator
C I SQUARE DONE
                         EQU
                                 S
:: Read the Ground fault data
GET_GRD_FLT
                         EQU
                         LDAB ADR4+REGSTART
                                                       GET GROUND FAULT A/D in low byte
Square D Company - ADE Group - Jerry Baack - Leon Durivage
                                                                                                   Date:8/16/89
SERIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING
                       BRCLR GF FLAGS, SUPER_DESENSE, NORM GF
                                                                              ;read A/D as normal if clear
                       LSRB
                                                        ; do 3 shift
                                                       rights to divide result by eight
                        LSRB
                        LSRB
NORM GF
                        EQU
                        STAB NEW GF
                                                       ;save new value for trip use ;is new GF larger
                        CMPB CUR_GF
                               RESET_LOW_GN
                        BLS
                                                       ;old is larger so leave as is
                        STAB CUR GF
                                                       ; new is larger so save it
 ; RESET THE ATOD FOR THE LOW GAIN READ
                       EQU $
LDAA #$34 ;GET VALUE TO SET A/Ds FOR LOW GAIN AMPS
STAA' ADCTL+REGSTART ;STORE IT TO ONBOARD TO DO CORRECT A/Ds
RESET LOW GN
:: TEST FOR ONE MS TOGGLE FLAG TO DECREMENT ALL TIMERS
TEST FOR 1MS
                       BRSET IFLAGS, ONE MSBIT, ONE MILS ; IF
BSET IFLAGS, ONE MSBIT ; SET 1 mSEC BIT
JMP DECREMENT_O_TIMERS ; go do the
                                                                        ; IF 1mSEC BIT SET DO 1 mSEC STUFF
                                                              go do the Que timers
ONE_MILS
                        EQU
                     BCLR IFLAGS, ONE MSBIT : WE ARE AT 1 mSEC SO CLEAR 1 mSEC BIT
;; INCREMENT ALL POSITIVE MS TIMERS FROM SMALLEST TO LARGEST *********
                               VE MS TIMERS F
T_2MS_ST
T_2MS_GF
T_07MS
T_11MS
T_12MS
T_12MS
T_13MS
T_PHASEA_RMS
T_PHASEA_DMS
                        INC
                                                       ;increment 2ms ST timer
                                                        ;increment 2ms GF timer
;INCREMENT 17 mSEC TIMER
                        INC
                        INC
                                                        ;INCREMENT 11 mSEC TIMER
;INCREMENT 12 mSEC TIMER
;INCREMENT 13 mSEC TIMER
;INCREMENT PHASE A RMS TIMER
                        INC
                        INC
                        INC
                        INC
                                                        :INCREMENT PHASE B RMS TIMER
                        INC
                                T_PHASEB_RMS
                        INC
                                T PHASEC RMS
                                                        ; INCREMENT PHASE C RMS TIMER
                                T_64MS
T_250MS
                                                        :INCREMENT 64 mSEC TIMER
:INCREMENT 250 mSEC TIMER
                        INC
                        INC
                                STROBE_WDOG .
                                                       ;leave interrupt
:: DECREMENT ALL QUEUED TIMERS
```

LDAA INST_RESET_TIMER : get the timer

;if negative bit set it is asleep/off

; if = 0, bypass

BLE RETAIN_ST

STAA INST RESET TIMER

DECA

DECREMENT_Q_TIMERS

```
the breaker will trip.
;;
;;
                                    RESTORED: NOTHING !!!!!!!
                USED: ACCA, ACCB, IX
::
____
SOFTDOG_INTERRUPT EQU $
                SEI
                                      ;set interrupts to stop any incoming
                LDX
                      #REGSTART
                                      ;get start of onboard regs
                LDAA
                      TFLG1,X
                                      :clear timer any interrupt
                      TFLG1,X
                                      ;now it's clear
                STAA
                                      :setup value for option register
                LDAA
                      #$89
                                      ;reset option register in case of trash
;get # of soft errors
                 STAA
                      OPTION, X
                      SOFT_DOG_CNTR
                LDAA
                CMPA
                      #SFF
                                      compare to reset value
                      NEXT_ERROR
                BNE
                                      ;already have 1 or more errors
                LDD
                      #600
                                      ;600 seconds = 10 minutes
                STD
                      SOFT DOG TIMERI
                                      :start 1st soft timer
                 LDAA #$01
                                      ;load 1 error
                 STAA SOFT DOG CNTR
JMP INIT 1
                                      ;clr flag + 1 error
                                      ;go reinitialize the trip unit
```

SERIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING

```
MEXT ERROR
                     EQU
                     LDAA SOFT_DOG_CNTR
CMPA #$02
                                                  ;get # of errors
;see if we have 2 errors already
                                              this is error #3 go trip; only 2nd error inc counter
                             SOFT TRIP
                      BHS
                      INC
                             SOFT_DOG_CNTR
                             #600
                                                  ;get value for 2nd timer
                      LDD
                      STD
                             SOFT DOG TIMER2
                                                  ; save it to the 2nd timer
                             INIT 1
                                                  ;reinitialize trip unit
                      JMP
SOFT_TRIP
                      EQU
                                                  ;turn interrupts off
;reset the softdog
                      SET
                             RESET COP
                      JSR
                            FLAGS$, KILL WATCHDOG BIT ; we are in trip don't strobe WD $SE2 ; CAUSE OF TRIP & PACKET 2
                      BSET
                      LDAA
                      STAA
                             TRIP_STATUS_BYTE ; SAVE TO TRIP CAUSE LOCATION
                      LDAA SOFT TRIP CNT
                                                  ;get # of trips
                                                ;max # trips to store
;max # of trips
;clear count
                      ANDA #63
                      CMPA
                             #63
                             CLR SF CNT
                      BHS
                                                  ;increment # of SC TRIPS
;if high bit clear leave
                             SOFT_TRIP_CNT
                      INC
                      JMP
                             GO_TRIP
CLR_SF_CNT
                      EQU
                            SOFT_TRIP_CNT
                      CLR
                                                  ;else clear soft trips
                      EQU
GO TRIP
                             #REGSTART
                                                  ;start of onboard regs
                      LDX
                      CLR
                                                  ; wait for watchdog trip
                            PORTA, X
                                                  ; cause of trip =! long time
; cause of trip =! phase unbal
; cause of trip =! short circuit
; cause of trip =! gnd fault
                      BCLR LT TRIP CNT,$40
BCLR PU_TRIP_CNT,$40
                      BCLR SC TRIP CNT,$40
BCLR GF TRIP CNT,$40
                      BSET SOFT_TRIP_CNT,$40 ; cause of trip = soft dog
    JMP GLOBAL TRIP ; go to global trip & wait for watch dog
::
                      CALLED: From the one second timer whenever there is an active softdog
                             timer.
                      RETURNS: Clears any errors that have timed out. If no remaining errors exist, resets the error counter.
                      USED: ACCA, ACCB, IX
                                                         RESTORED: NOTHING !!!!!!!!!!!
   _____
                      EQU $
DEC_SOFT_DOG
                      LDX
                             SOFT_DOG_TIMER1
                                                   get timer value
                                                   :decrement it
                      DEX
                             SOFT_DOG_TIMER1
CHECK_SOFT_TZ
SOFT_DOG_TIMER2
SOFT_DOG_TIMER1
                      STX
                                                   :save it back again
                                                   ;timer 1 hasn't timed out go do 2
                      BNE
                                                  get timer 2 value put it into timer 1
                      LDX
                      STX
                              #000<del>0</del>
                                                    ;load 0 to clear
                      LDD
                              SOFT DOG_TIMER2
SOFT_DOG_CNTR
                      STD
                                                   ;clear timer 2
                      DEC
                                                   ;decrement the softdog counter
                              GO_HOME
                                                   ;we still have more errors
                      BNE
                      LDAA
                              #SFF
                                                   :get softdog reset value
                              SOFT_DOG_CNTR
GO_HOME
                                                   reset the counter
                      STAA
                      JMP
                                                   :return to routine
                      EQU
CHECK_SOFT_T2
```

Square D Company - ADE Group - Jerry Baack - Leon Durivage

Date:8/16/89

SERIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING

```
LDX SOFT_DOG_TIMER2 ;get timer 2
BEQ GO_HOME ;timer is already 0 so leave
DEX ;decrement counter
STX SOFT_DOG_TIMER2 ;restore timer

GO_HOME EQU $
RTS ;return
```

,089,928

```
.PAGE
;;TTTTTTTTTTT ALL PICK UP AND DELAY TABLES ARE IN THIS LOCATION TTTTTTTTTTTT
. COMMENT
                        BBBB
                                       EFFFFF
                                                 SSSSSSS
               Α
TITITITI
                        В
                           В
                                       E
    Т
               A
              AA
                        В
    T
                            В
                               L
                                       EEEEEEE
                                                 SSSSSS
             AAAAA
                        BBBB
    T
                        В
                            В
                               L
    T
             A
                                       E
                                                      S
    T
            A
                        В
                            В
                               L
                                                      S
                                                 5555555
                        BBBB
                                       PEFFFFF
;; FOR ALL BREAKERS EXCEPT THE PE
INST_PU_TBL
                EQU
                      41,61,82,102,123,164,205,246
                DW
; FOR THE PE BREAKER
INST_PE_PU_TBL
                EOU
                      41,51,61,82,102,123,143,164
                DW
INST_2000A_PE
                EQU
                      41,51,61,72,82,92,103,123
LI_INST_2500A_PE
                EQU
                      41,45,51,61,72,82,92,102
;table is shifted to allow for working of INST routine
; with ST, INPU switch value is shifted up 1 position
;;TTTTTTTTTTTTTTTTTTT SHORT TIME PU TABLE TTTTTTTTTTTTTTTTTTTTTTTTTTTTTTT
ST_PU_TBL
                EQU
                      246,308,370,493,617,740,987,1234
                DW
                                      ; PU TABLE FOR PE BREAKER ONLY
ST PE_PU_TBL
                EQU
                      246, 308, 370, 493, 617, 740, 863, 987
                DW
                EQU
                                       :PU TABLE FOR 2000A PE BREAKER ONLY
ST 2000A_PE
                      246,308,370,430,493,553,617,740
                DW
                                       PU TABLE FOR 2500A PE BREAKER ONLY
ST_2500A_PE
                EQU
                      246, 270, 308, 370, 430, 493, 553, 617
                DW
                ;; TITITITITITITI
ST_FIXED_DEL
GF_FIXED_DEL
                EQU
                 EQU
                      78, 173, .287, 458
                                            :LE
                DW
                      78, 173, 287, 458
                                            :ME
                DW
                      74, 169, 283, 454
                 DW
                                            ; NE
                 DW
                      58.
                         153, 267, 438
                                            :PE
Square D Company - ADE Group - Jerry Baack - Leon Durivage
                                                                   Date: 8/16/89
SERIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING
                                           ; SE
                      67, 162, 276, 447
40, 135, 249, 420
                                           :DS
 SHORT TIME I^2 IN TABLES ARE 5% ABOVE NOMINAL TO HELP ADJUST FOR EXTENDED
                 BREAKER OPENNING TIMES AT CURRENT VALUES LESS THAN 12xP
                EQU
ST_ISQ_DEL
                       LONG
                LONG
                       $0000000,$00000000,$00000000,$00000000 ;ME
                LONG
                       85756673, 53672191, 32282535, 14457823
                LONG
                       : NE.
                LONG
                LONG
                       LONG
                LONG
                       81795626, 49711143, 28321488, 10496775
                       $0000000,$0000000,$0000000,$0000000
                LONG
```

83578097, 51493615, 30103959, 12279247

LONG

```
:TABLES ARE PADDED WITH 0's SO SET_TBL_INDEX ROUTINE WORKS CORRECTLY
```

```
GF_PU_TBL
SENSOR_<1600A
SENSOR_2000A
SENSOR_2500A
                EOU
                     45,56,68,79,102,124,147,170
                DW
                     72,81,90,99,108,118,127,136
58,65,72,79,86,94,101,108
                DW
                ₽₩
SENSOR_3000A
SENSOR_3200A
                DW
                     48,54,60,66,72,78,85,90
                DW
                     45,50,57,62,68,73,79,85
SENSOR 400A
                     36, 41, 45, 50, 54, 59, 63, 68
$4E, $AD, $11F, $1CA
                DW
                DW
                     $4E,$AD,$11F,$1CA
                DW
                     $4A,$A9,$11B,$1C6
                DW
                     $3A,$99,$10B,$1B6
                DW
                     $43, $A2, $114, $1BF
                DW
                     $28,$87,$F9,$1A4
GF_ISQ_DEL
                EQU
                      $00000000,$00000000,$000000000;1E
                LONG
                LONG
                      2115172, 1323814, 796242, 356599
                LONG
                      $0000000,$00000000,$00000000,$00000000 :ME
                LONG
                      2115172, 1323814, 796242, 356599
                      $00000000,$00000000,$00000000 ;NE 2095632, 1304274, 776703, 337060
                LONG
                LONG
                LONG
                      LONG
                      2017473, 1226116, 698544, 258901
                      $0000000,$0000000,$0000000,$00000000 ;SE
                LONG
```

Square D Company - ADE Group - Jerry Baack - Leon Durivage

Date:8/16/89

SERIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING

```
LONG 2061438, 1270080, 742508, 302865
```

LONG \$0000000,\$00000000,\$00000000 ;DS LONG 1929545, 1138187, 610615, 170972

; TABLES ARE PADDED WITH 0's SO SET_TBL_INDEX ROUTINE WORKS CORRECTLY

•		detay calculations ***********************
MAX_GF_ATOD_TBL \$2000 \$2500 \$3000 \$3200 \$4000	EQU DW DW DW DW	\$ 252 201 168 157 126
MAX_GF_ISQ_TBL SENS2000 SENS2500 SENS3000 SENS3200 SENS4000	EQU DW DW DW DW	\$ \$F810 \$9DD1 \$6E40 \$6049 \$3E04
GF_I_SQ_DEL_TBL	EQU	\$
PE_2000	LONG	2017473 , 1226116 , 698544 , 258901
SE_2000	LONG	2061438 , 1270080 , 742508 , 302865
DS_2000	LONG	1929545 , 1138187 , 610615 , 170972

	-,,-	
149		150

SE_2500	LONG	1319320, 812851, 475205, 193834
DS_2500	LONG	1234909, 728440, 390794, 109422
SE_3000	LONG	916194, 564480, 330004, 113460
DS_3000	LONG	857575, 505861, 271385, 75988
SE_3200	LONG	805249, 496125, 290042, 118307
DS_3200	LONG	753728, 444604, 238522, 66786
SE_4000	LONG	515359, 317520, 185627, 75716
DS_4000	LONG	482386, 284547, 152654, 42743

Square D Company - ADE Group - Jerry Baack - Leon Durivage

Date:8/16/89

SERIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING

PE2500 TRIP TBL	EQU	\$;these	values	are	used	with	2500A	PΕ
	LONG	1291183,	784714,	447068,	165697					

:: ::::::::::::::::::::::::::::::::::::		TTTTT	LONG TIME PU TABLE TITTITTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTT
	LT_PU_TBL	DW	45,55,64,68,73,82,88,91
;; TTTTTTTTTTTTTTTTTTTTT		TTTTT	LONG TIME 90% PU TABLE TTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTT
	LT_PU90%_TBL	DW	40,49,57,61,65,74,79,82
	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	PITTIT	LONG TIME RATIO TABLES THITITITITITITITITITITITITITITITITITITI
	LT_RATIO_TABLE	DW	\$6D,\$A4,\$F7_\$181,\$25D,\$371,\$44E,\$52B
	LT_RATIO_SE	DW	\$6D,\$A4,\$F7,\$181,\$25D,\$371,\$530,\$7C8
		*****	TONG TIME 97% RATTO TABLES *******************

******	LONG TIME 9/4 RATIO TABLES		
IT_97%_RATIO DW	104,155,234,365,574,836,1046,1256	:THIS ROW AND	
SE_LT_97%_RATIO DW	104,158,237,370,582,852,1275,1729	:THIS ROW MUST :BE CONTIGUOUS	
· *****************************			

•		
LT_DEL_TBL LT_LE	EQU LONG	\$ 7161217,10777994,16203159,25245100
	LONG	39712206, 57796089, 72263195, 86730301
LT_ME	LONG	7161217,10777994,16203159,25245100
	LONG	39712206, 57796089, 72263195, 86730301
LT_NE	LONG	7144197,10760974,16186138,25228080
	LONG	39695186,57779069,72246175,86713281
LT_PE	LONG	7076116,10692893,16118058,25159999
	LONG	39627106,57710988,72178095,86645201
LT_SE	LONG	7114412,10731188,16156353,25198295
	T/ONG	39665401 57749284 86683496 130084815

```
LT_DS
```

LONG 6999526, 10616302, 16041467, 25083409

LONG 39550515,57634398,86568610,129969929

```
;:THIS IS THE TABLE FOR CONVERTING RAW A/D TO CURRENT VALUES
:---- Tables have been adjusted 3% high for low communication values. *****
; ***** Single bit accuracy can be found by dividing table value by 256. *****
Square D Company - ADE Group - Jerry Baack - Leon Durivage
                                                                                                     Date:8/16/89
SERIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING
CURRENT CONV TBL EQU
I 200 AMP
I 250 AMP
I 400 AMP
                                244,303,342,354,363,380,406,416,457,487,507,533,549,609
304,380,429,444,456,475,508,533,571,609,634,665,679,761
487,609,685,710,731,761,813,853,914,974,1015,1066,1096,1219
                        DW
                        DW
                                 731,914,1030,1065,1096,1143,1219,1280,1370,1463,1523,1600,1644,1
I_600_AMP
                        DW
                        DW
                                 767,960,1081,1119,1152,1199,1280,1344,1439,1536,1598,1679,1728,1
1 630 AMP
                                974,1219,1372,1421,1462,1524,1626,1706,1829,1950,2030,2133,2194, 1462,1829,2057,2131,2194,2285,2437,2540,2742,2925,3045,3200,3290
                        DW
I 800 AMP
I 1200 AMP
I 1250 AMP
I 1600 AMP
                        DW
                                1524,1905,2144,2221,2285,2380,2540,2666,2857,3047,3173,3332,3427
1949,2437,2748,2842,2924,3047,3252,3413,3656,3900,4060,4265,4392
                        DW
                        DW
                                 2437, 3047, 3430, 3553, 3656, 3808, 4064, 4265, 4570, 4875, 5077, 5332, 5485
I_2000_AMP
                         DW
I_2500_AMP
I_3000_AMP
                                 3047, 3808, 4289, 4441, 4570, 4760, 5081, 5332, 5712, 6093, 6345, 6732, 6925 3656, 4570, 5146, 5329, 5485, 5712, 6096, 6398, 6856, 7313, 7614, 7998, 8227 3900, 4875, 5490, 5684, 5850, 6094, 6503, 6825, 7313, 7800, 8122, 8532, 8774
                        DW
                        DW
1 3200 AMP
1 4000 AMP
                         DW
                        DW
                         4975,6094,6862,7106,7313,7617,8129,8532,9142,9750,10153,10664,10970,12
                        DW
                                                    ; value to make current conversion usable w/ GF
GF_TO_PHASE
; GUESS:
                       This is a first guess table for the seed for the square root
                         routine
GUESS:
                         EQU $
                         DW
                                 $0B
                         DW
                                 $139
                         DW
                                 $194
                         DW
                                 $1DE
                         DW
                                 $21F
                         DW
                                 $258
                         DW
                                 S28C
                         DW
                                 S2BD
                         DW
                                 $2EA
                         DW
                                 $315
                         DW
                                 $33D
                         DW
                                 $364
                         DW
                                 $389
                         DW
                                  $3AC
                         DW
                                  $3CE
                         DW
                                  S3EF
                         DW
                                  $40F
                         DW
                                  $42E
                         DW
                                  $44D
                         DW
                                  $46A
                         DW
                                  $487
                         DW
                                  $4A3
                         DW
                                  $4BE
                                  $4D9
                         DW
                                  S4F3
                         DW
                                  $50C
                         DW
                                  $525
                         DW
                                  $53E
                         DW
                                  $556
                         DW
                                  $56E
                         DW
                                  $585
```

\$59C

\$5B3

\$5C9

\$5DF

DW

DW

TW

DW

DW \$5F2

```
.PAGE
PRODUCTION TEST
                 EQU
                                       ;set potrD to inputs
;check for gf cap
                      DDRD+REGSTART
                 CLR
                 LDAA PORTA+REGSTART
                                        ; mask all but cap
                 ANDA
                      #S01
                                        ;if != 0 cap is discharged
                       WALK A 1
                 BNE
                       CHECK RAM MEM RETENTION
                 JMP
                 EQU
WALK A_1
                                        ;point to GF RAM locations
                       #RAM END-1
                 LDX
                                        ;load value
                 LDD
                       #$55ĀA
DECREMENT_AND_STORE
                       EQU
                                        ;store bit pattern
                 STD
                       0,X
                                        ;back up 1
                 DEX
                                        ; do it again
                 DEX
                                        ; check for bottom
                 CPX.
                       #00
                      DECREMENT AND STORE ; not done so store again 
#RAM END-3 ; point to RAM locations 
#LT_SWITCHES ; error storage in case of error
                 BGE
                      #RAM END-3 ;pc
#LT SWITCHES ;er
CHECK RAM RETENTION
IN PU SWITCHES, $70
                 LDX
                 T.DY
                 JSR
                                              ;set to indicate not tested
                 BSET
                       GF_RAM_TEST_OK ;branch around test
                 BRA
CHECK_RAM_MEM_RETENTION EQU
                       #$55AA
                                        ;load value
                                       point to GF RAM locations
                 LDX
                       #GF LONG TIME-1
                 LDY
                       IN PU SWITCHES
                                         ;error storage in case of error
                       CHECK RAM RETENTION
                 JSR
                 EOU
GF RAM_TEST_OK
                       RESET_COP
                                        :keep the puppy happy
                 JSR
. PAGE
 :This test takes roughly 81,000 clock cycles or 40 mSec. - will not trip COP
CHECKSUM_TEST
                 EQU
                 CLRB
                                         :CLEAR FOR CHECKSUM
                 LDY
                       ‡CODESTART
                                        ;get bottom of PROM
                 EQU
ADD NEXT BYTE
                 ADDB
                      0,X
                                         ;add byte to ACCA
                  INY
                                         ;decrement IX
                                         ;go add next byte
                 BNE
                       ADD_NEXT_BYTE
                  ADCB
                       #0
                                         ;add carry back in
                       MAX PHASE I
                  STAB
                                         ;all done so save it
Square D Company - ADE Group - Jerry Baack - Leon Durivage
                                                                      Date:8/16/89
SERIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING
 EQU $
EEPROM TEST
                       RESET_COP
                                        ;keep the puppy happy
                 JSR
                 LDAA PORTA+REGSTART
                                        ;read portA
                                       ;mask for SC restraint
                 ANDA #$04
                       EEPROM TEST
                                        ;loop back
                 BEQ
```

:******* THIS SECTION LOOPED BY PULLING THE ST RESTRAINT LINE HIGH ********

;SC restr off don't mask

. ;don't reset watchdog

```
********* RESTART INTERRUPTS AT THIS POINT ******************
                 BSET TRIP_STATUS_BYTE,$70
                                               ;set for prod test
                 IDX
                                     start of onboard registers
                        #REGSTART
                  BSET DDRD, X, $3E
                                         ;set up portd data direction ;set up portd data
                  BSET PORTD, X, $3E
                  LDAA
                       TFLG1,X
                                         ;read interrupts
                                         ; clear interrupts
                  STAA TFLG1,X
                  LDD
                        TCNT, X
                                        get timer;
                  ADDD #970
                                          ; value for .5mSec interrrupt
                                         ;load output compare register;allow timer 1 interrupt
                  STD
                        TOC1, X
                  BSET
                        TMSK1, X, $80
                  BSET IFLAGS, TRIPPING ; shut down instantaneous
BSET FLAGSS, KILL WATCHDOG BIT ; shut down wi
                                                     :shut down watchdog
                                          ;allow interrupts
                  CLI
. PAGE
EQU
MULTI_TEST
                  LDAA PACKET PIR
                        TRY_NEXT_ATD_VAL ;if 0 don't corrupt data #HI_PHASEA ;start of retrieval
                  BEQ
                                      ;start of retrieval
;storage location start
                  LDX
                        #A PHASE RMS
                  LDY
                        MOVE TO SERIAL
                  JSR
                                          ;move raw A/D data
TRY NEXT ATD_VAL
                  EQU
                  LDAA PACKET_PTR
                                          ;get packet for check
                  DECA
                                          subtract 1 to check for data conflict
                  BEQ
                        READ PORTA
                                          ;if = go read porta input
                        #L PHASEA
#C PHASE RMS
MOVE TO SERIAL
                  LDX
                                          ;retrieve from
                  LDY
                                          :store to
                  JSR
                                          ;move raw A/D data
READ_PORTA
                                          ;read port A
                  LDAA PORTA+REGSTART
                  STAA MAX_IDENT
                                          ;save to serial buffer
CHECK_FOR_DESENSE EQU
                  BRCLR MAX IDENT, $02, DESENSE THE GF ; if clr restraint is high CLR GF FLAGS ; no restraint so clear
                  ;clr restraint line
DESENSE THE GF
                  EOU
                  BSET GF_FLAGS, TURN_ON_DESENSE :set flag for desense
Square D Company - ADE Group - Jerry Baack - Leon Durivage
                                                                          Date: 8/16/89
SERIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING
                  EQU $
GF DESENSE_SET
                  EQU
TRY TRANSMIT
                  LDAA T 2MS_ST
                                         ;get 2 mSec timer
                  CMPA
                        #2
                        TOGGLE PORTA
                                          :if < 2 branch
                  BLO
                        T 2MS ST
SERIAL
                  CLR
                  JSR
                        RESET COP
                  EOU
TOGGLE PORTA
                  IDAA T 250MS
                        ; get timer
                  CMPA $50
                  BLO
                                              ;start repeating tests again
                                         clr timer;
                  CLR
                  IDAA PÕRTA+REGSTART
                                          get portA values
                                          ; complement portA values
                  COMA
```

BRSET MAX_IDENT, \$04, STORE_INVERSE

STAA PORTA+REGSTART ; store the inverse

ANDA #\$B8

EQU

STORE INVERSE

158 157 RETURN_TO_TEST_TOP EQU MULTI_TEST JMP :go to top & run again .PAGE MOVE TO SERIAL EQU LDAA #4 STAA TEMP : OF PASSES ;save it ; clr for rebuilding data CLRA DO_NEXT_BYTE EQU LDAB 0,X ;load ACCB from pointer :format data
;finish format LSLD **LSRB** STAB 0,Y ; save off ACCB INX INY ;increment pointers #MEM_RATIO CPX ; are we pointing at memory ratio BNE X_IS_OK ;no INX ;move to correct position ·· x IS OK EQU DEC TEMP :count down DO NEXT_BYTE BNE ;move next byte STAA ;all done store high bits RTS EQU CHECK_RAM_RETENTION CPD COMPARE DATA FOR GOOD VALUE 0.X RAM FAILURE ;if not 0 RAM was bad BNE DEX DEX CPX #00 :bottom of RAM Square D Company - ADE Group - Jerry Baack - Leon Durivage Date:8/16/89 SERIES III ELECTRONIC TRIP SYSTEM SOFTWARE LISTING BGE CHECK_RAM_RETENTION ;next 16 bit check ; clear so error bit not set CLRA RAM REMEMBERS ;passed test BRA EQU XGDX RAM_FAILURE ;move for formatting ;set up for
;transmit format LSLD LSRB #\$10 ORAA ;set error bit RAM REMEMBERS EQU 0,Y STD ;store error RTS ;return good or error set .PAGE .ORIGIN \$FFC0 FDB SOFTDOG_INTERRUPT ;FFC0 RESERVED1 FDB SOFTDOG_INTERRUPT :FFC2
FDB SOFTDOG_INTERRUPT :FFC4
FDB SOFTDOG_INTERRUPT :FFC6
FDB SOFTDOG_INTERRUPT :FFC8
FDB SOFTDOG_INTERRUPT :FFC8
FDB SOFTDOG_INTERRUPT :FFCC RESERVED2 RESERVED3 RESERVED4 RESERVED5 RESERVED 6

FDB SOFTDOG INTERRUPT ;FFCC
FDB SOFTDOG INTERRUPT ;FFCE
FDB SOFTDOG INTERRUPT ;FFD2
FDB SOFTDOG INTERRUPT ;FFD4
FDB SOFTDOG INTERRUPT ;FFD6
FDB SOFTDOG INTERRUPT ;FFD6
FDB SOFTDOG INTERRUPT ;FFD8
FDB SOFTDOG INTERRUPT ;FFDA
FDB SOFTDOG INTERRUPT ;FFDC
FDB SOFTDOG INTERRUPT ;FFDC
FDB SOFTDOG INTERRUPT ;FFDC

RESERVED7

RESERVED8 RESERVED9 RESERVEDA RESERVEDB SCI INT SPIE_INT PAII_INT PAOVI_INT TOV INT

```
TOC5_INT
TOC4_INT
TOC3_INT
TOC2_INT
                                                                     SOFTDOG INTERRUPT ;FFE0
SOFTDOG INTERRUPT ;FFE2
SOFTDOG INTERRUPT ;FFE4
SOFTDOG INTERRUPT ;FFE6
T1 INTERRUPT ;FFE6
                                                     FDB
                                                     FDB
                                                     FDB
                                                     FDB
TOC1_INT
TIC3_INT
                                                     FDB
                                                                     SOFTDOG_INTERRUPT ; FFEA
                                                     FDB
                                                                   SOFTDOG INTERRUPT :FFEA
SOFTDOG INTERRUPT :FFEC
SOFTDOG INTERRUPT :FFFO
SOFTDOG INTERRUPT :FFF0
SOFTDOG INTERRUPT :FFF4
SOFTDOG INTERRUPT :FFF6
SOFTDOG INTERRUPT :FFF6
SOFTDOG INTERRUPT :FFF8
SOFTDOG INTERRUPT :FFFA
SOFTDOG INTERRUPT :FFFA
SOFTDOG INTERRUPT :FFFF
TIC3 INT
TIC2_INT
TIC1_INT
RCI_INT
IRQ_INT
XIRQ_INT
SWI_INT
ILLEGAL_OP_INT
ILLEGAL_OP_INT
                                                     FDB
                                                     FDB
                                                     FDB
                                                     FDB
                                                     FDB
                                                     FDB
                                                     FDB
COP FAIL INT
                                                     FDB
CLOCK FAIL INT
                                                     FDB
RESET_VECTOR
                                                                   INITIALĪZE
                                                     FDB
```

.END

Square D Company - ADE Group - Jerry Baack - Leon Durivage

Date:8/16/89

APPENDIX 8

```
ŧ
  SERIES III TRIP UNIT - ADD-ON AMMETER MODULE LISTING 12-21-88
¥
      ASSEMBLER: NEC ASM75
      DESIGNER: ANDY HAUN
¥
      SQUARE D PART NO. 48155-166-01
```

ORG 00H

:INITIALIZE THE SYSTEM - ONLY DONE AT START-UP

;INMALIZE MEMORY

00H RESET: LAI

LHU **OFH** ST

R1:

DLS

GJMP R1

LAI 08H

;INITIALIZE STACK POINTER TO 7F

TAMSP ST

:POWER UP IN PHASE A

OFH

XADR OPT

:INITIALIZE OPTIONS TO INVALID VALUE FORCING A

;AMPERE RATING UPDATE

GJMP INIT :INITIALIZE SYTEM

ORG 10H

:TIMER (SOFTDOG) ROM VECTOR ADDRESS

PSHHL

PSHDE

CALL TISR **;CALL TIMER INTERRUPT SERVICE ROUTINE**

POPDE POPHL COH RTPSW

```
ORG 20H
              ;INTO/S (SERIAL) ROM VECTOR ADDRESS
    PSHHL
    PSHDE
    CALL SISR
              ;CALL SERIAL INTERRUPT SERVICE ROUTINE
    POPDE
    POPHL
    Εl
         ЮΗ
    RTPSW
    ORG 30H
              :INT1 (SWITCH) ROM VECTOR ADDRESS
    PSHHL
    PSHDE
    CALL PSISR :CALL PHASE SELECT INTERRUPT SERVICE ROUTINE
    POPDE
    POPHL
         COH
    ĒΙ
    RTPSW
:&
                                                &
:&
    ROM LOOKUP ROUTINE FOR LONG TIME SWITCH - ENTER AT "LS"
                                                æ
;&
                                                 å
ORG 40H
         .038H.059H.071H.078H.083H.091H.097H.09CH.0.0.0.0.0.0.0.0
    DB
    DB
         078H,080H,085H,089H,08EH,093H,098H,09CH
LS:
    LAMT
    RT
;- SERIAL PORT INITIALIZATION
         0101B ;SERIAL SETUP DATA
INIT:
    LAI
    OP
         OFH.
             :ACC TO SERIAL MODE SELECT REGISTER (MSR)
;-TIMER INITIALIZATION
         OFH
             :LOAD ACCUMULATOR WITH HIGH MODULO NIBBLE
         LMOD ;LOAD HL WITH POINTER TO LOW MODULO NIBBLE
    LHU
              STORE ACC IN MEM POINTED TO BY HL
    ST
    TAMMOD
                   :TRANSFER ACC AND (HL) TO MODULO REGISTER
         00008 ;LCD DISPLAY FRAME CLOCK FREQUENCY = FCL/1024
    LAI
              :ACC TO CLOCK MODE SELECT REGISTER
    OP.
         OCH 
    TIMER
              :RESET TIMER COUNT
    E١
         COH
              :IME F/F = 1 (INTERRUPT MASTER ENABLE)
              ; IER = 7 (INTERRUPT ENABLE REGISTER, ALL ENABLED)
    EI
         07H
    XADR TCNT ;ACC = 0, RESET SOFTDOG TIMER
     GJMP INIT1 :JUMP TO MEMORY INITALIZATION
:&
:&
    TISR - SOFTDOG TIMER INTERRUPT ROUTINE
                                                 å
:&
TISR:
    XADR ACCIMP
     RC
    HU
         TCNT
         03H
     LAI
     ACSC
     GJMP TS1
     GJMP RESET
TS1:
     XADR ACCIMP
:&
& ROM LOOKUP ROUTINE FOR BREAKER AMP RATING - ENTER AT "AMPO"
                                                &
```

```
ORG
           80H
     DR
           020H.0E8H.065H.08FH.0B0H.0E2H.035H.078H.0DCH.040H.083H.0D6H
     DB
           QQH00QH800
           03H,03H,04H,04H,04H,05H,05H,05H,05H,06H,06H,07H,07H
     DB
AMPO: LAMT
     RT
:&CALCULATE BREAKER AMP RATING USING LONG TIME MULTILIER - "BRAT"&
:&
:GET THE LONG TIME OR FULL LOAD SWITCH VALUE
BRAT: LHLI LTEMPL; POINT TO LONG TIME SWITCH TEMP MEM LOCATION
     LADR OPT
               :ACC = PACKET NUMBER
     SC
     SKABT 0
                :CHECK FOR MOTOR PROTECT TU
     RC
                :IF NOT MOTOR PROTECT TU, RESET CARRY
     LADR LTS
                :ACC = LONG TIME SWITCH
     CALL LS
                GET SWITCH VALUE
     XADR LTEMPH
                     :LONG TIME SWITCH HIGH NIBBLE
:SET TEMP STORAGE LOCATIONS TO ZERO
                ;ACC = 0
     LAI
           COH.
     LHU
                LOW TRIP CURRENT SETTING NIBBLE
           BRL
     ST
     HU
           BRM
                :MIDDLE TRIP CURRENT SETTING NIBBLE
     ST
     LHU
           BRH
                :HIGH TRIP CURRENT SETTING NIBBLE
     GJMP TCS
:& ROM LOOKUP ROUTINE FOR BREAKER AMP RATING - ENTER AT "AMP 1"
                                                        &
:&
ORG DOOH
     DB
           0E8H.0E2H.07EH.0B2H.0DCH.01BH.083H.0D6H.053H.0D0H.023H.08CH
     DB
           OCAHOC4HOD
     DB
           03H,04H,05H,05H,05H,06H,06H,06H,07H,07H,08H,08H,08H,09H
AMP1: LAMT
     RI
;ADD COMPLEMENTED LTS VALUE TO AMP RATING TO CALCULATE BREAKER LT CURRENT
     ST
                STORE DATA
     RC
          TEMP1 :POINT TO AMP LOW NIBBLE
     HU
     LADR LTEMPL: ACC = COMPLEMENTED LONG TIME SWITCH LOW NIBBLE
               :ACC + (HL) + C
     ACSC
     NOP
     ST
     DLS
                :POINT TO AMP MIDDLE NIBBLE (TEMP2)
     LADR LTEMPH
                     :ACC = COMPLEMENTED LONG TIME SWITCH HIGH NIBBLE
     ACSC
                ;ACC+(HL)+C
     NOP
     ST
     DLS
                :POINT TO AMP HIGH NIBBLE (TEMP3)
     W
                :ACC = COMPLEMENTED LONG TIME SWITCH HIGH NIBBLE
          OFH
     ACSC
                :ACC + (HL) + C
     NOP
     ST
     DLS
                :POINT TO AMP VERY HIGH NIBBLE (TEMP4)
     LAI
          OFH
                :COMPLEMENT NIBBLE FOR LOW 2 NIBBLES
     ACSC
                :ACC + (HL) + C
     NOP
     ST
     DLS
                :POINT TO AMP SUPER HIGH NIBBLE (TEMP5)
          OFH
     LAI
     ACSC
     RT
                JIF NO CARRY, STOP ITTERATIONS, CALCULATION DONE
     ST
     GJMP TCS2
```

```
:& ROM LOOKUP ROUTINE FOR BREAKER AMP RATING - ENTER AT 'AMP2'
                                                 &
٠8,
                                                 æ
ORG
        100H
         040H.0D0H.0CAH.01DH.060H.0C4H.068H.0F0H.088H.080H.005H.0ACH
    DB
         Q.Q.HOAQ.HO!O
    DB
    DB
         006H,007H,008H,009H,009H,009H,00AH,008H,008H,00CH,00DH,00DH
    DB
         H700, H300
AMP2: LAMT
    RT
:INCREMENT THE TRIP CURRENT SETTING COUNTER
TCS2: RC
              :ACC = 1
    LAI
         01H
    HU
         BRL
              POINT TO TRIP CURRENT SETTING LOW NIBBLE
    ACSC
     GJMP TICS : IF NO CARRY, STORE AND DO ANOTHER ITTERATION
    ST
              :ACC = 0
     LAI
         COH
    ШЦ
         BRM
              POINT TO TRIP CURRENT SETTING MIDDLE NIBBLE
     ACSC
     GJMP TICS : FNO CARRY, STORE AND DO ANOTHER ITTERATION
    ST
         00H
              :ACC = 0
    LAI
    HU
         BRH
              ;POINT TO TRIP CURRENT SETTING HIGH NIBBLE
     ACSC
TICS: GJMP TCS
              ;IF NO CARRY, STORE AND DO ANOTHER ITTERATION
              ;IF CARRY, ERROR AND CONTINUE
:PERCENT BAR GRAPH DISPLAY CONTINUED
PCT1: CALL AS
         OFH
    LAI
    ACSC
     GJMP BO
              ;IF NO CARRY, THEN STOP JITERATIONS
              :INCREMENT COUNTER
    IES
     GJMP PC
              ;ANOTHER ITTERATION
     GJMP PCT2
:&
;& ROM LOOKUP ROUTINE FOR BREAKER AMP RATING - ENTER AT "AM.P3"
                                                 &
:&
ORG
         140H
         060H,088H,034H,0ACH,010H,0A6H,0A0H,068H,094H,0C0H,088H,082H
     DB
     DB
         018H,070H,0,0
     DB
         009H,008H,000H,00DH,00EH,00EH,00FH,010H,011H,012H,013H,014H
     DB
         015H,017H
AMP3: LAMT
     RT
;&
:&
     CALCULATE BREAKER AMP RATING TIMES TEN - TRAT
                                                 &
:&
:INITIALIZE MEMORY STORAGE AND COUNT VALUE
             COUNT FOR TEN
TRAT: LAI
         09H
     TAE
     LAI
         COH
              :INITIALIZE DATA TO 00
         TEMP1
     HU
     ST
    DLS
              :TEMP2
```

```
167
                                                                 168
     DLS
                :TEMP3
     DLS
                :TEMP4
     ST
     DLS
                :TEMP5
     ST
:ADD NUMBER TO ITSELF FOR TEN ITTERATIONS
          :RESET CARRY
TRAT2: RC
     UHU
     LADR BT1
     ACSC
     NOP
     ST
     DLS
                :TEMP2
     LADR BT2
     ACSC
     NOP
     ST
     DLS
                :TEMP3
     GJMP TRAT3
:& ROM LOOKUP ROUTINE FOR BREAKER AMP RATING - ENTER AT 'AMP4'
                                                        &
ORG 180H
     DB
           OD8H.04EH.0DEH.056H.0C4H.064H.068H.03AH.07AH.0B0H.082H.086H
     DB
           026H,09CH,0,0
           009H,00CH,00DH,00EH,00EH,00FH,010H,011H,012H,013H,014H,015H
     DB
     DB
           H81QH610
AMP4: LAMT
:MEMORY INITIALIZATION CONTINUED
INIT1: SO
                :SERIAL SETUP
           COH
     HU
           ZERO :POINT TO ZERO DATA MEM
     ST
                INITIALIZE MEM LOC TO ZERO
     LAI
           01H
           ONE :POINT TO ONE DATA MEM
     HU
                :INITIALIZE MEM LOC TO 1
     ST
     LAI
           ΩН
     HU
           TLLSN
     ST
     DLS
     ST
     DLS
     ST
     DLS
     XADR HMSN ;INITIALIZE FOR BCD CONVERSION
:- I/O PORTS INITIALIZATION
                ;PORT 6 MODE SELECT REGISTER SET TO INPUT MODE
           OEH
               :OUTPUT TO MSR
:- LCD DISPLAY INITIALIZATION
           00108 ;DISPLAY SETUP DATA
     LAI
     OP
               :ACC TO DISPLAY MODE SELECT REGISTER (MSR)
```

GJMP MAIN ;JUMP TO MAIN ROUTINE

```
:&:
:& ROM LOOKUP ROUTINE FOR BREAKER AMP RATING - ENTER AT "AMP5"
                                                &
:&
                                                æ
ORG
         080H,0A0H,094H,03EH,0C0H,088H,0D2H,0E0H,070H,000H,00EH,058H
    DB
    DB
         020H,040H,0,0
    DB
         OOCH,OOFH,D11H,D12H,D12H,D13H,D14H,D15H,D17H,D19H,D1AH,D18H
    DB
         OICHDIFH
AMP5: LAMT
;$
    PSISR - PHASE SELECT INTERRUPT SERVICE ROUTINE
:$
                                                    s
                                                    Ŝ
:ROTATE THE LCD PHASE ADDRESS RIGHT FOUR TIMES TO POINT TO NEXT PHASE
PSISR: XADR ACCTMP
              :RESET SOFTWARE RESET TIMER
    TIMER
    LADR OFH
              :ACC = PHASE INDICATOR
              :RESET CARRY
    RC
    RAR
     SKAEI OOH
              :# ACC = 0 SET FOR A PHASE
     GJMP PS1
              :SET FOR PHASE A
PS11: LAI
         08H
    XADR OFH
              ;SAVE SELECTED PHASE
PS1:
     LADR OFH
     SKAEL 01H
              :IF GF SELECT, CHECK TO SEE IF GF IS INSTALLED
     GJMP PS2
     LADR OPT
     SKABT 2
              GF OPTION INSTALLED
     GJMP PS2
     GJMP PS11
PS2:
     RC
     LAI
         \inftyH
    HU
         TCNT
     GJMP PS21
:& ROM LOOKUP ROUTINE FOR BREAKER AMP RATING - ENTER AT 'AMP6'
                                                æ
:&
ORG
         200H
         DCDH.D70H.D5EH.D58H.D20H.D4CH.D40H.DD0H.D28H.D80H.D10H.D04H
     DB
         O30HDEOHDD
     DB
     DB
         012H,017H,01AH,01BH,01CH,01DH,01FH,020H,023H,025H,027H,029H
     DB
         O2AH,O2EH
AMP6: LAMT
PHASE SELECT ISR CONTINUED
              SET THE DEBOUNCE COUNT FOR 16
PS21: LAI
         OFH
PS22-
    TAD
          OFH
     LAI
     TAE
         - 05H
              SKIP IF TIMER INTERRUPT OCCURRED
     SIG
     GJMP PS3
     LAI
          03H
              START COUNTING
     ACSC
     GJMP PS5
     GJMP RESET
     ST
              STORE COUNT
PSS:
```

```
PS3:
         05H
             :GET PORT 5 INPUTS
    SKABT OOH
             :TEST SWITCH
    GJMP PS4
    GJMP PS21
             :WAIT FOR SWITCH RELEASE
             :DECREMENT COUNTER, RETURN IF UNDERFLOW
PS4:
    DES
    GJMP PS3
    TDA
    AISC
        OFH
    GJMP PSEX
    GJMP PS22
PSEX: XADR ACCIMP
& ROM LOOKUP ROUTINE FOR BREAKER AMP RATING - ENTER AT "AMP7"
                                              2
ORG 240H
    DB
         088H,06AH,080H,07AH,04CH,082H,094H,02EH,0A4H,010H,0AAH,08CH
    DB
         0F2H,0D4H,0,0
    DB
         013H,D18H,D1BH,D1CH,D1DH,D1EH,D2OH,D22H,D24H,D27H,D28H,D2AH
    DB
         028H,030H
AMP7: LAMT
;$
                                                 Ŝ
:$
    ARAT - GET AMP RATING MIDDLE AND HIGH NIBBLE
ARAT: DLS
             :AMP RATING MIDDLE NIBBLE (BT2)
             STORE MIDDLE AMP NIBBLE
    ST
    SC
    LADR RPID
             :ACC = RATING PLUG POINTER
    DLS
             :AMP RATING HIGH NIBBLE (BT3)
    RT
CONTINUE WITH 10X RATING CALCULATION (TRAT)
TRAT3: LADR BT3
    ACSC
    NOP
    ST
    DLS
             :TEMP4
    LADR BT4
    ACSC
    NOP
    ST
    DLS
             :TEMP5
    LAI
         00H
    ACSC
    GJMP TRATI
    RT
             RETURN IF OVERFLOW ERROR
TRAT1: ST
    DES
    GJMP TRAT2 : ANOTHER ITTERATION
             :CALCULATION DONE
:& ROM LOOKUP ROUTINE FOR BREAKER AMP RATING - ENTER AT 'AMP8'
                                              &
:&
ORG
         280H
    DB
         000H,040H,028H,072H,080H,010H,0AEH,0C0H,0E0H,000H,012H,080H
    DB
         QQ.H08Q.H040
```

```
DB
         019H,D1FH,D23H,D24H,D25H,D27H,D29H,D2BH,D2EH,D32H,D34H,D36H
    D8
         038H,03EH
AMP8: LAMT
    RT
GETCON - GET BCD CONVERTED VALUE
:$
                                                 Ŝ
:$
STORE CONVERTED VALUE
GETCON:
    XADR TEMP1 ;GET CONVERTED VALUE
    XADR BT1
             STORE CONVERTED VALUE
    XADR TEMP2 :GET CONVERTED VALUE
    XADR BT2
             STORE CONVERTED VALUE
    XADR TEMP3 ;GET CONVERTED VALUE
             STORE CONVERTED VALUE
    XADR BT3
    IES
             ;INCREMENT BCD VALUE
    RT
CALCULATE RUNNING CURRENT TIMES TEN - TAMP"
                                              &
:&
;&
                                              2
;INITIALIZE MEMORY STORAGE AND COUNT VALUE
             ;COUNT FOR TEN
TAMP: LAI
        . 09H
    TAE
         00H
             :INITIALIZE DATA TO 00
    LAI
         TEMPI
    LHU
    ST
    DLS
             :TEMP2
    ST
    DLS
             :TEMP3
    ST
    DLS
             :TEMP4
    ST
             :TEMP5
    DLS
    GJMP TAMP2
:&
& ROM LOOKUP ROUTINE FOR BREAKER AMP RATING - ENTER AT 'AMP9"
                                              å
:&
ORG 2COH
         040H,010H,0F2H,096H,0E0H,0D4H,012H,0B0H,098H,0B0H,01EH,05CH
    DB
         050HD20HDD
    DB
         01FH,027H,028H,02DH,02EH,030H,034H,036H,03AH,03EH,041H,044H
    DB
    DB
         046H,04EH
AMP9: LAMT
    RT
:CONTINUE WITH 10X RATING CALCULATION (TAMP)
;ADD NUMBER TO ITSELF FOR TEN ITTERATIONS
TAMP2:RC
             ;RESET CARRY
    HЦ
        TEMP1
    LADR LLSN
    ACSC
    NOP
    ST
    DLS
             :TEMP2
    LADR LMSN
    ACSC
    NOP
    ST
             :TEMP3
    DLS
    LADR HLSN
    ACSC
```

DLS LADR HMSN ACSC

NOP ST

DLS :TEMP5

LAI 00H ACSC

GJMP TAMPI

RT ;RETURN IF OVERFLOW ERROR

ORG 300H

DB 010H.0D4H.0ECH.0F4H.098H.00EH.01EH.05CH.03EH.020H.05EH.078H

DB OE4H,QA8H,QQ

DB 027H,030H,036H,038H,03AH,03DH,041H,044H,049H,04EH,051H,055H

DB **0**57H,061H **AMP10**: **LAMT**

RI

:CONTINUE WITH TEN TIMES CURRENT CALCULATION (TAMP)

TAMP1:DES

GJMP TAMP2 :ANOTHER ITTERATION RT :CALCULATION DONE

BAROFF: LHLI ODH ;40 PERCENT SEGMENT

LAI OEH

ANL :RESET BIT 0 ST :STORE

LHLI OAH ;60 PERCENT SEGMENT

LAI OEH

ANL ST

LHLI 07H :80 PERCENT SEGMENT

:RESET BIT O

LAI OEH

ANL :RESET BIT 0

ST LHLI 04H

:100 PERCENT SEGMENT

LAI OEH

ANL RESET BIT 0

SI RI

ORG 340H

DB 0E0H,098H,0F0H,05CH,050H,03EH,020H,008H,0E4H,0C0H,0A8H,08AH

DB 078H,030H,0,0

DB 02EH,03AH,041H,044H,046H,049H,04EH,052H,057H,05DH,061H,066H

DB 069H,075H AMP11: LAMT

VIP | 1 ;

RT

5,089,928 178 177 ;\$;\$ COMP - COMPLEMENT THE BAR GRAPH DATA FOR SUBTRACTION COMP: LHU ZERO :POINT TO ZERO VALUE :SET THE CARRY FLAG TO ADD 1 SC LADR BRL :ACC = BREAKER AMP LOW VALUE CMA :COMPLEMENT ACCUMULATOR :ADD 1 ACSC NOP XADR BRL **SAVE COMPLEMENTED VALUE** LADR BRM :ACC = BREAKER AMP MIDDLE VALUE COMPLEMENT ACCUMULATOR CMA ACSC :ADD CARRY NOP XADR BRM :SAVE COMPLEMENTED VALUE

CMA :COMPLEMENT ACCUMULATOR
ACSC :ADD CARRY
NOP
XADR BRH :SAVE COMPLEMENTED VALUE
RT

PERCENT BAR GRAPH DISPLAY CONTINUED

BOTH DES TREE TO STATE OF THE PERCENT CONTINUED

BO1: DES ;DECREMENT COUNTER TWICE

CALL BARON

LADR BRH

RT ; IF UNDERFLOW, DON'T TURN ON ANY BAR SEG'S

:ACC = BREAKER AMP HIGH VALUE

ORG 380H
DB 000H,080H,050H,0EEH,000H,020H,052H,080H,0C0H,000H,02EH,060H
DB 080H,000H,0.0
DB 032H,03EH,046H,048H,04BH,04EH,053H,057H,05DH,064H,068H,06DH
DB 070H,07DH

AMP12: LAMT
RT

RAR :4XRAR = RAL RAR :BIT 0-2 SHIFT TO 1-3

RAR RAR

XADR TIMSN ;SAVE SHIFTED LEFT NIBBLE

LADR THMSN ;ACC = HIGH BYTE MSN
RAR :ROTATE RIGHT THRU CARRY
XADR THMSN ;SAVE ROTATED NIBBLE

LADR THLSN :ACC = HIGH BYTE LSN
RAR :ROTATE RIGHT THRU CARRY
XADR THLSN :SAVE ROTATED NIBBLE

LADR TUMSN ;ACC = LOW BYTE MSN SHIFTED LEFT RAR ;SHIFT CARRY INTO LMSN

XADR TLMSN

RT

```
:&
:& ROM LOOKUP ROUTINE FOR BREAKER AMP RATING - ENTER AT "AMP13"
:&
ORG
        3C0H
    DB
        080H,020H,0E4H,022H,0C0H,0A8H,02EH,060H,030H,000H,032H,088H
    DB
        QQHQ4QHQA0
        03EH.04EH.057H.05BH.05DH.061H.068H.06DH.075H.07DH.082H.088H
    DB
        08CH,09CH
    D8
AMP13:
        LAMT
;$
:$
    TRANSFER TEMPORARY DATA INTO PERMANENT LOCATIONS
XFER: LADR TPAK :TRANSFER ONLY DATA IN THIS PACKET
    XADR PAK
    LADR PAK
    SKAEI 02H
GJMP XF1
:XFER PACKET 2 DATA
    LADR TSID
    XADR CSID
    LADR TRPID
    XADR CRPID
    LADR TOPT
    XADR COPT
:XFER PACKET 3 DATA
XF1: SKAEI 03H
    GJMP XF2
    LADR TLTS
    XADR CLTS
:&
:&
    ROM LOOKUP ROUTINE FOR LCD DATA - RIGHT SIDE OF CHAR
                                            &
:&
ORG 400H
DRIGHT:
        DB
             66466226660
RIGHT: LAMT
    RT
:XFER PACKET 0 OR 1 DATA
   CALL MERGE: MERGE 2X7 BIT BYTES INTO 1X6 AND 1X8 BIT BYTES
XF2:
LADR THMSN ; LOAD TEMPORARY DATA BYTES INTO ACCUMULATOR
LHU
    HMSN ;SET HL TO ADDRESS OF PERM MEM LOCATION
ST
        STORE THE ACCUMULATOR AT ADDRESS POINTED TO BY HL
ŪНU
    BT4
ST
LADR THLSN
HU
    HLSN
ST
HU
    BT3
ST
LADR TLMSN
LHU
    LMSN
HU
    BT2
ST
LADR TLLSN
HU
    LLSN
```

ST

```
LHU
        BTI
    ST
AS - DO AN ADDITION CALCULATION
:$
:ADDITION SEQUENCE
    ACSC
            :ACC + (HL) + C
    NOP
    ST
            :STORE
            :DECREMENT DATA MEMORY POINTER
    RT
PERCENT BAR GRAPH DISPLAY CONTINUED
PCT2: LAI
       OAH : IF OVERFLOW, SET COUNTER TO TEN
TURN OFF ALL BAR SEGMENTS
BO: CALL BAROFF
TURN ON ALL APPROPRIATE BAR SEGMENTS
    DES
    GJMP BOT
    RT
:&
                                           æ
    ROM LOOKUP ROUTINE FOR LCD DATA - CENTER OF CHAR
:&
                                           å
:&
                                           å
ORG
       440H
DCENT:DB
        Q.H.O.C.H.O.C.H.O.C.H.O.C.H.O.C.H.A.O.C.H.A.O.
CENTER:
        LHU TEMP1 : POINT TO TEMP STORAGE
    XAM HL
            :ACC = (TEMP1)
    RT
:$
    BARON - TURN ON APPROPRIATE BAR SEGMENTS
                                             $
BARON:
        IHII
            0DH :40 PERCENT SEGMENT
    LAI
        01H
    ORL
            :SET BIT 0
    ST
    DES
    GJMP BO2
    RT
   DES
            :DECREMENT COUNTER TWICE
BO2:
    GJMP BON2
            :IF UNDERFLOW RETURN
    RT
BON2: LHLI
        CAH
            ;60 PERCENT SEGMENT
    LAJ.
        01H
    ORL
            :SET BIT O
    ST
    DES
    GJMP BO3
    RT
BO3:
   DES
            :DECREMENT COUNTER TWICE
    GJMP BON3
            :IF UNDERFLOW RETURN
```

```
183
                                                     184
BON3: LHU
         07H
             :80 PERCENT SEGMENT
    LAI
         OTH
    ORL
             ;SET BIT O
    ST
    DES
    GJMP BO4
    RT
              :DECREMENT COUNTER TWICE
BO4:
    DES
    GJMP BON4
              ;IF UNDERFLOW RETURN
BON4: LHLI
         04H
             :100 PERCENT SEGMENT
    LAI
         DIH
    ORL
              :SET BIT 3
    ST
    RT
;$
    RATI - UPDATE BAR GRAPH VARIABLE LIST
RAT1: ST
             STORE THE NEW VARIABLE
         OTH
             ;SET THE NEW VARIABLE CALCULATION FLAG
    LAI
    XADR TEMP1
ROM LOOKUP ROUTINE FOR LCD DATA - LEFT SIDE OF CHAR
:&
                                               &
:&
ORG 480H
         60204460640
DLEFT: DB
LEFT: LAMT
MAIN DATA ROUTINE - PROGRAM FLOW CONTROL AND DATA PROCESSING
      SUBROUTINES CALLED: TIMR - SOFTWARE WATCHDOG RESET
                  PRONT - PERCENT OF RATING CALC AND DISPLAY
                  BCD - BCD CONVERSION
                  DSPLY - DISPLAY CURRENT IN AMPERES
ORG 490H
MAIN: TIMER
              :START/RESET THE SOFTWARE WATCHDOG TIMER
    LAI COH
    XADR TCNT
; WAIT FOR COMPLETE DATA PACKET TRANSMISSION, THE SERIAL ISR SETS THE
:DATA READY FLAG (RDY)
WAIT1: LADR RDY
SKAEL DIH
             ;WAIT FOR SERIAL DATA AVAILABLE
    GJMP WAIT1 : IF NOT READY, WAIT
;TRANSFER THE TEMPORARY CURRENT INFORMATION INTO PERMANENT MEMORY
LOCATIONS
:AFTER ALL PACKET DATA HAS BEEN SENT BY TRIP UNIT
    CALL XFER
:CLEAR THE DATA READY FLAG
              :SET ACCUMULATOR TO ZERO
    LAI
        COH
    XADR RDY
             :EXCHANGE ACCUMLATOR WITH DATA READY ADDRESS
```

SKAEI 02H :C PHASE? GJMP P21 LAI :BC1 = 1 FOR C PHASE 01H GJMP P11 P21: SKAEI 01H ;GF PHASE? GJMP E1 ;IF NEITHER C OR GF, RETURN LAI **03H** :BC1 = 3 FOR GF PHASE GJMP P11

LADR OFH

```
P3:
      SKAEI OOH
                   ;PACKET 0 BYTE?
      GJMP P4
      XADR CHK
                   ;CHECKSUM BYTE 0
      LADR RDY
                   :TEST FOR DATA READY FLAG
      SKAEL OOH
                   :IF FLAG NOT SET, CONTINUE
      GJMP E1
                         :IF FLAG IS SET, RETURN
      LADR OFH
                   :ACC = PHASE SELECT BYTE
      SKAEI 08H
                   :A PHASE?
      GJMP P31
            01H
                   :BC1 = 1 FOR A PHASE
      LAI
      GJMP PII
                   ;B PHASE?
P31:
      SKAEI 04H
      GJMP E1
                   IF NEITHER A OR B, RETURN
      LAI
            O3H
                   :BC1 = 3 FOR B PHASE
      GJMP P11
P4:
      SKAEL 03H
                   :PACKET 3 BYTE?
      GJMP E1
      XADR CHK
                   ;CHECKSUM BYTE 0
      W
             COH
                   :DATA READY FLAG = 0
      XADR ROY
                   :RESET DATA READY FLAG
      SKAEI OOH
                   :#F RDY WAS SET, XFER PREVIOUS PACKET
      CALL XFER
      LAI
            01H
                   :BC1 = 1 LONG TIME SWITCH
      GJMP P11
;TEST FOR BYTE COUNT < 6. IF NOT, RETURN IF IT IS, PROCESS THE DATA
      LADR BC
B1:
                   :ACC = BC
      SKAEL 07H
                   :BC = 7? RETURN
      GJMP B2
      GJMP E1
      XAE
B2:
                   ;E = BC
      IES
                   E = E + 1
      XAE
                   :ACC = BC+1
      XADR BC
                   STORE NEW BC
      LADR BC
                   :ACC = NEW BC
      SKAEI 07H
                   :NEW BC = 7?
:VERIFY CHECKSUM AND SET DATA READY FLAG IF CORRECT
      GJMP B3
      TΕΑ
                   :ACC = SERIAL LOW (CHECKSUM)
      HL
             CHK
                   :HL TO POINT TO CHECKSUM
      SKAEM
                   ;ACC = CHECKSUM?
      GJMP E1
      LAI
            01H
                   :SET DATA READY FLAG
      XADR RDY
      LADR PTEMP
      XADR TPAK
GJMP E1
:ADD CHECKSUM, SAVE DATA IF REQUIRED
            CHK ;HL POINT TO CHECKSUM
B3:
      THIL
                   :ACC = SERIAL LOW NIBBLE
      TΕΑ
      ASC
                   :ACC = SERIAL LOW + CHECKSUM
      NOP
      ST
                   STORE CHECKSUM
      LHLI
            BC1
                   :HL POINT TO BYTE COUNT SELECTOR
      LADR BC
                   :ACC = BC
      SKAEM
                   ;BC = BC1?
      GJMP B4
      LAJ 
           04H
                   :SENSOR BYTE
      SKAEM
      GJMP HB
       GJMP B5
STORE HIGH DATA BYTE
      LHLI PTEMP :# PACKET 3, SAVE ONLY HIGH BYTE BIT 0-2
HB:
      LAI
            03H
                  :TO THE LONG TIME DATA BYTE
      SKAEM
      GJMP HB1
      TEA
                   :ACC = SERIAL HIGH BYTE
      XADR TLTS
                   :MASK BIT 3
      LAI
           07H
```

```
HU
           TLTS
      ANL
      XADR TLTS
      GJMP E1
                 :EXIT
                 :ACC = SERIAL HIGH BYTE LOW NIBBLE
HB1:
     TEA
      XADR THISN :TEMP HIGH BYTE ISN
      TDA
                 :ACC = SERIAL HIGH BYTE HIGH NIBBLE
      XADR THMSN ;TEMP HIGH BYTE MSN
      GJMP E1
:TEST AND STORE LOW DATA BYTE
     LHLI PTEMP ; IF PACKET 3 RETURN
B4:
      LAI
           03H
     SKAEM
     GJMP B41
GJMP E1
     LADR BC
B41:
                 :EXCHANGE ACC AND E REGISTERS
      XAE
      DES
                 :DECREMENT E REG (BC = BC-1)
      GJMP B7
                 ;RETURN IF UNDERFLOW
      GJMP E1
B7:
      XAE
                 EXCHANGE ACC AND E REGISTERS
           BC1
      LHU
      SKAEM
                 ;BC-1 = BC1?
      GJMP E1
                 :RATING PLUG BYTE -1
           04H
      I A!
      SKAEM
      GJMP LB
      GJMP B6
LB:
      TEA
                 :ACC = SERIAL LOW BYTE LOW NIBBLE
      XADR TLLSN ;TEMP LOW BYTE LSN
                  :ACC = SERIAL LOW BYTE HIGH NIBBLE
      TDA
      XADR TLMSN :TEMP LOW BYTE MSN
      GJMP E1
:SAVE SENSOR ID
B5:
      LHLI
                 ;HL POINT TO SENSOR ID
           TSID
      TEA
                 :ACC = SERIAL LOW NIBBLE
                  :STORE SENSOR
      ST
      GJMP E1
SAVE RATING PLUG
                 :ACC = SERIAL LOW
      TEA
      XADR TRPID
                 STORE RATING PLUG
                  ;ACC = SERIAL HIGH
      TDA
      XADR TOPT
                 STORE TRIP UNIT OPTIONS
      XADR ACCIMP
E1:
$
;$
                                                                 $
;$
      BCD - HEX TO BCD CONVERSION ROUTINE
:IF CURRENT >= 2700H, SET DISPLAY VALUE TO 9999
BCD: LHLI
          HMSN ;HIGH BYTE MSN
            DEH : COMPLEMENT OF 2 FOR TEST
      LAI
      RC
                  :RESET CARRY
      ACSC
                  :TEST FOR VALUE >= 2
      GJMP CONV ; IF LESS THAN 2, CONTINUE CONVERSION
      TAE
      RC
      DES
                  :DECREMENT TEST VALUE
      GJMP OFLW : F GREATER THAN 2, SET VALUE TO 9999
:IF TEST VALUE = 2, TEST NEXT NIBBLE FOR >=7
      LHLI
           HUSN ;HIGH BYTE LSN
      W
            09H
                COMPLEMENT OF 7 FOR TEST
      RC
      ACSC
                 :TEST FOR VALUE >= 7
      GJMP CONV ; IF LESS THAN 7, CONTINUE CONVERSION
```

```
:CURRENT TOO HIGH, SET VALUE TO 9999
OFLW: LHLI
            BCD4 :POINT TO BCD DATA STORAGE
      LAI
                   ACC = 9
      ST
                   :1000'S DIGIT = 9
      LHLI
            BCD3 : POINT TO BCD DATA STORAGE
      ST
                   :100'S DIGIT = 9
      LHU
            BCD2 :POINT TO BCD DATA STORAGE
      ST
                   :10'S DIGIT = 9
      HU
             BCD1 :POINT TO BCD DATA STORAGE
      ST
                   :1'S DIGIT = 9
      RT
:CONTINUE WITH BCD COVERSION
:SUBTRACT 1000 UNTIL VALUE BECOMES NEGATIVE TO DETERMINE 1000'S DIGIT
CONV: LAI
            OOH : RESET COUNT VALUE TO ZERO
      TAE
THOUS: RC
                   :RESET CARRY
      HU
             BT1
                   POINT TO VALUE TO BE CONVERTED LOW BYTE LSN.
      LAI
                   :VALUE TO BE ADDED FOR 1000 TO LOW BYTE LSN
             OSH.
      ACSC
                   :ADD VALUES
      NOP
      HLI
             TEMP1 : POINT TO TEMP STORAGE FOR CONVERTED VALUE
      ST
                   :TEMP STORE CONVERTED VALUE
      LHU
                   :POINT TO VALUE TO BE CONVERTED LOW BYTE MSN
             BT2
                   :VALUE TO BE ADDED FOR 1000 TO LOW BYTE MSN
      LAI
             OIH.
      ACSC
                   :ADD VALUES
      NOP
             TEMP2 : POINT TO TEMP STORAGE FOR CONVERTED VALUE
      HU
      ST
                   TEMP STORE CONVERTED VALUE
      LHU
             BT3
                   :POINT TO VALUE TO BE CONVERTED HIGH BYTE LSN
      LAI
                   :VALUE TO BE ADDED FOR 1000 TO HIGH BYTE LSN
             OCH 
      ACSC
                   ;ADD VALUES
      NOP
      HU
             TEMP3: POINT TO TEMP STORAGE FOR CONVERTED VALUE
                   :TEMP STORE CONVERTED VALUE
                   :POINT TO VALUE TO BE CONVERTED HIGH BYTE LSN
      LHLI
             BT4
      LAI
             OFH.
                   ;VALUE TO BE ADDED FOR 1000 TO HIGH BYTE LSN
      ACSC
                   :ADD VALUES
      GJMP CHUND
                          :CALCULATE HUNDREDS VALUE
      CALL GETCON
      GJMP THOUS
:SUBTRACT 100 UNTIL VALUE BECOMES NEGATIVE TO DETERMINE 100'S DIGIT
CHUND:
                         :ACC = THOUSANDS DIGIT
            TFA
                   :#F DIGIT IS ZERO, SUPRESS THE CHARACTER
      SKAEL OOH
      GJMP CH1
      IAI
            DAH
                   ;POINT TO BLANK CHARACTER
     XADR BCD4 ;SAVE THOUSANDS DIGIT
      LAI
            COH
                   :RESET COUNT VALUE TO ZERO
      TAE
HUNDS:
            RC
                          ;RESET CARRY
      LHLI
             BT1
                   POINT TO VALUE TO BE CONVERTED LOW BYTE LSN
                   ; VALUE TO BE ADDED FOR 100 TO LOW BYTE LSN
      LAI
            DCH
      ACSC
                   ;ADD VALUES
      NOP
            TEMP1: POINT TO TEMP STORAGE FOR CONVERTED VALUE
      LHLI
      ST
                   :TEMP STORE CONVERTED VALUE
      LHLI
             BT2
                   :POINT TO VALUE TO BE CONVERTED LOW BYTE MSN
      LAI
                   :VALUE TO BE ADDED FOR 100 TO LOW BYTE MSN
             09H
      ACSC
                   :ADD VALUES -
      NOP
             TEMP2 : POINT TO TEMP STORAGE FOR CONVERTED VALUE
      HU
```

:TEMP STORE CONVERTED VALUE

:POINT TO VALUE TO BE CONVERTED HIGH BYTE LSN :VALUE TO BE ADDED FOR 100 TO HIGH BYTE LSN

ST

LAI

BT3

OFH

```
ACSC
                  :ADD VALUES
     NOP
            TEMP3 ; POINT TO TEMP STORAGE FOR CONVERTED VALUE
      LHLI
      ST
                  :TEMP STORE CONVERTED VALUE
      HU
            BT4
                  POINT TO VALUE TO BE CONVERTED HIGH BYTE LSN
      LAI
                  ; VALUE TO BE ADDED FOR 100 TO HIGH BYTE LSN
            OFH
      ACSC
                  :ADD VALUES
      GJMP CTENS :CALCULATE HUNDREDS VALUE
      CALL GETCON
      GJMP HUNDS
SUBTRACT 10 UNTIL VALUE BECOMES NEGATIVE TO DETERMINE 10'S DIGIT
                  :ACC = HUNDREDS DIGIT
CTENS: TEA
      SKAEL OOH
                  :IF 100'S AND 1000'S DIGITS ARE 0, SUPRESS CHARACTER
      GJMP CT1
      LADR BCD4 :TEST 1000'S DIGIT FOR SUPRESSION
      SKAEI DAH
      GJMP CT1
      GJMP CT2
CT1:
     TFA
CT2:
      XADR BCD3 ;SAVE HUNDREDS DIGIT
      LAI
                  :RESET COUNT VALUE TO ZERO
            00H
      TAE
                  RESET CARRY
     RC
TENS:
      HU
            BTI
                  :POINT TO VALUE TO BE CONVERTED LOW BYTE LSN
      LAI
                  :VALUE TO BE ADDED FOR 10 TO LOW BYTE LSN
            D6H
      ACSC
                  :ADD VALUES
      NOP
            TEMP1 :POINT TO TEMP STORAGE FOR CONVERTED VALUE
      LHU
                  :TEMP STORE CONVERTED VALUE
      ST
                  ;POINT TO VALUE TO BE CONVERTED LOW BYTE MSN
      LHU
            BT2
      LAI
                  :VALUE TO BE ADDED FOR 10 TO LOW BYTE MSN
            OFH
      ACSC
                  :ADD VALUES
      NOP
            TEMP2 : POINT TO TEMP STORAGE FOR CONVERTED VALUE
      LHLI
                  :TEMP STORE CONVERTED VALUE
      ST
      LHLI
            BT3
                  :POINT TO VALUE TO BE CONVERTED HIGH BYTE LSN
                  :VALUE TO BE ADDED FOR 10 TO HIGH BYTE LSN
      LAI
            OFH
      ACSC
                  :ADD VALUES
      NOP
            TEMP3 : POINT TO TEMP STORAGE FOR CONVERTED VALUE
      LHLI
                  :TEMP STORE CONVERTED VALUE
                  POINT TO VALUE TO BE CONVERTED HIGH BYTE LSN
      LHLI
            BT4
                  :VALUE TO BE ADDED FOR 10 TO HIGH BYTE LSN
      LAI
            OFH
      ACSC
                  :ADD VALUES
      GJMP CONES; CALCULATE HUNDREDS VALUE
      CALL GETCON
      GJMP TENS
REMAINING LOW NIBBLE OF VALUE IS EQUAL TO ONES DIGIT
                        :ACC = TENS DIGIT
CONES:
            TEA
      SKAEI OOH
                  # 10'S AND 100'S DIGITS ARE O. SUPRESS CHARACTER
      GJMP COI
      LADR BCD3 ;TEST 100'S DIGIT FOR SUPRESSION
      SKAEL OAH
      GJMP CO1
      GJMP CO2
CO1: TEA
      XADR BCD2 SAVE TENS DIGIT
CO2:
                  :GET LAST CONVERTED VALUE
      XADR BT1
      XADR BCD1 STORE CONVERTED VALUE
      RT
Ŝ
:$
      DSPLY - DISPLAY BREAKER OPERATING CURRENT
```

:\$

```
:DISPLAY 1'S DIGIT
DSPLY: RC
                   :RESET CARRY
      LADR BCD1 :ACC = 1'S DIGIT
      LHLI D3H :POINT TO 1'S DIGIT RIGHT SIDE
CALL RIGHT :GET CHARACTER RIGHT SIDE DATA AND STORE
      LHLI
             ONE
                   :POINT TO VALUE 01H
      LADR 04H
                    :ACC = CENTER OF CHAR
      ANL
                   :MASK LOW 3 BITS
             04H
      THI
                   :POINT TO CENTER
                    STORE MASKED VALUE
      ST
      RC
      LADR BCD1 :ACC = 1'S DIGIT
      CALL CENTER
                         :GET CHARACTER CENTER DATA
      LHLI
             04H :POINT TO CENTER VALUE FOR 1'S CHAR
      ORL
      ST
                   :RESTORE BCD VALUE
      LADR BCD1 :ACC = 1'S DIGIT
            05H
                   POINT TO 1'S DIGIT LEFT SIDE
      HU
      CALL LEFT
                  GET CHARACTER LEFT SIDE DATA AND STORE
:DISPLAY 10'S DIGIT
      RC
                    :RESET CARRY
      LADR BCD2 :ACC = 10'S DIGIT
      LHLI 06H :POINT TO 10'S DIGIT RIGHT SIDE
CALL RIGHT :GET CHARACTER RIGHT SIDE DATA AND STORE
             ONE ;POINT TO VALUE 01H
      LHLI
      LADR 07H
                    :ACC = CENTER OF CHAR
      ANL
                    :MASK LOW 3 BITS
      LHLI
             07H
                    ;POINT TO CENTER
                    STORE MASKED VALUE
      ST
      RC
      LADR BCD2 :ACC = 105 DIGIT
                         GET CHARACTER CENTER DATA
      CALL CENTER
             07H :POINT TO CENTER VALUE FOR 10'S CHAR
      LHLI
      ORL
      ST
                    :RESTORE BCD VALUE
      LADR BCD2 :ACC = 10'S DIGIT
      LHLI 08H
CALL LEFT
                    :POINT TO 10'S DIGIT LEFT SIDE
                    :GET CHARACTER LEFT SIDE DATA AND STORE
;DISPLAY 100'S DIGIT
                    :RESET CARRY
       RC.
       LADR BCD3 :ACC = 100'S DIGIT
             09H
                   :POINT TO 100'S DIGIT RIGHT SIDE
       CALL RIGHT :GET CHARACTER RIGHT SIDE DATA AND STORE
      LHLI
             ONE :POINT TO VALUE 01H
       LADR DAH
                   :ACC = CENTER OF CHAR
       ANI
                    :MASK LOW 3 BITS
       LHLI
             DAH
                   ;POINT TO CENTER
                    STORE MASKED VALUE
       ST
       RC
      LADR BCD3 ;ACC = 100'S DIGIT
       CALL CENTER
                         GET CHARACTER CENTER DATA
            DAH ; POINT TO CENTER VALUE FOR 100'S CHAR
       LHLI
       ORL
                    :RESTORE BCD VALUE
      ST
       LADR BCD3 ;ACC = 100'S DIGIT
                    POINT TO 100'S DIGIT LEFT SIDE
       LHLI
             08H
       CALL LEFT
                    :GET CHARACTER LEFT SIDE DATA AND STORE
```

```
:DISPLAY 1000'S DIGIT
                 RESET CARRY
     RC
      LADR BCD4 ;ACC = 1000'S DIGIT
     LHLI OCH ;POINT TO 1000'S DIGIT RIGHT SIDE CALL RIGHT ;GET CHARACTER RIGHT SIDE DATA AND STORE
     HLI
            ONE
                 :POINT TO VALUE 01H
     LADR OOH
                 ;ACC = CENTER OF CHAR
                  :MASK LOW 3 BITS
      ANL
            ODH
                 POINT TO CENTER
      HLI
      ST
                  :STORE MASKED VALUE
      RC
      LADR BCD4 :ACC = 1000'S DIGIT
      CALL CENTER
                      :GET CHARACTER CENTER DATA
            00H :POINT TO CENTER VALUE FOR 1000'S CHAR
      LHLI
      ORL
                 :RESTORE BCD VALUE
      RC
     LADR BCD4 :ACC = 1000'S DIGIT
LHLI 0EH :POINT TO 1000'S DIGIT LEFT SIDE
CALL LEFT :GET CHARACTER LEFT SIDE DATA AND STORE
S
:$
;$
      RATING - CALCULATE AMPERE RATING
                                                                  Ŝ
;$
:LOOK UP THE RATING PLUG AND SENSOR VALUES
RATING:
           LAI
                00H
      XADR TEMP1
      LHU SID
      LADR CSID
      SKAEM
      CALL RATI
      LHLI RPID
      LADR CRPID
      SKAEM
      CALL RATI
      LHLI LTS
      LADR CLTS
      SKAEM
      CALL RATI
      LHLI OPT
      LADR COPT
      SKAEM
      CALL RATI
      XADR TEMPI
      SKAEL OIH
      RT
      RC
      LADR SID
                 ;GET SENSOR ID
      TAE
                 :E REG = SENSOR
                 :ACC = RATING PLUG POINTER
:E = E-1
      LADR RPID
      DES
      GJMP SIDO
      GJMP ADDRO
SIDO:
      DES
      GJMP SID1
      GJMP ADDR1
SID1:
      DES
      GJMP SID2
      GJMP ADDR2
SID2:
      DES
      GJMP SID3
      GJMP ADDR3
SID3:
     DES
      GJMP SID4
```

GJMP ADDR4

```
SID4: DES
      GJMP SID5
      GJMP ADDR5
SID5:
      DES
      GJMP SID6
      GJMP ADDR6
SID6:
      DES
      GJMP SID7
      GJMP ADDR7
SID7:
      DES
      GJMP SID8
      GJMP ADDR8
SID8:
     DES
      GJMP SID9
      GJMP ADDR9
SID9:
     DES
      GJMP SID10
      GJMP ADDR10
SID 10: DES
      GJMP SID11
      GJMP ADDR11
SID11: DES
      GJMP ADDR13
      GJMP ADDR12
:GET AMP RATING USING RATING PLUG AS OFFSET POINTER
ADDR0:
            LHU BT1
                       :AMP RATING LOW NIBBLE
      CALL AMPO
     CALL ARAT
      CALL
           AMP0
     GJMP CL
                 :GOT RATING
                BT1 ;AMP RATING LOW NIBBLE
           HU
ADDR1:
      CALL
           AMP1
      CALL ARAT
     CALL
           AMP1
      GJMP CL
                 :GOT RATING
ADDR2:
           LHU
                 BT1 ;AMP RATING LOW NIBBLE
     CALL
           AMP2
      CALL
           ARAT
     CALL AMP2
      GJMP CL
                 :GOT RATING
ADDR3:
           LHLI
                 BT1 :AMP RATING LOW NIBBLE
     CALL
           AMP3
      CALL
           ARAT
      CALL
           AMP3
                 :GOT RATING .
      GJMP CL
ADDR4:
           LHLI
                     :AMP RATING LOW NIBBLE
                 BTI
     CALL
           AMP4
      CALL
           ARAT
      CALL
           AMP4
                 :GOT RATING
      GJMP CL
                     :AMP RATING LOW NIBBLE
ADDR5:
           HU
                 BT1
      CALL AMPS
      CALL
           ARAT
      CALL
           AMP5
      GJMP CL
                 :GOT RATING
ADDR6:
           HLI
                 BT1 :AMP RATING LOW NIBBLE
      CALL
           AMP6
      CALL
           ARAT
     CALL AMP6
      GJMP CL
                 :GOT RATING
ADDR7:
           HU
                 BT1 ;AMP RATING LOW NIBBLE
     CALL AMP7
      CALL ARAT
      CALL
           AMP7
                 :GOT RATING
      GJMP CL
ADDR8:
           HU
                 BTI
                       :AMP RATING LOW NIBBLE
     CALL AMP8
      CALL ARAT
     CALL AMP8
```

GJMP CL

GOT RATING

5,089,928 202 201 :AMP RATING LOW NIBBLE ADDR9: THU BTI CALL AMP9 CALL ARAT CALL AMP9 GJMP CL :GOT RATING ADDR10: LHU BTI :AMP RATING LOW NIBBLE AMP10 CALL CALL ARAT CALL AMP10 GJMP CL GOT RATING BT1 : AMP RATING LOW NIBBLE ADDR11: HU CALL AMP11 CALL ARAT AMP11 CALL GJMP CL **:GOT RATING** AMP RATING LOW NIBBLE ADDR12: LHU BTI AMP12 CALL CALL **ARAT** CALL AMP12 GJMP CL :GOT RATING :AMP RATING LOW NIBBLE ADDR13: THU BT1 CALL AMP13 CALL ARAT CALL AMP13 **:POINT TO BT4** CL: DLS STORE RATING HIGH NIBBLE ST :CALCULATE RATING TIMES TEN CALL TRAT CALL BRAT : CALCULATE RATING BASED ON LTS CALL COMP : COMPLEMENT TRIP CURRENT SETTING

:\$:\$ PRONT - PERCENT OF TRIP RATING BAR GRAPH DISPLAY \$

:COMPLEMENT THE AMP RATING TO PERFORM SUBTRACTION PRONT: CALL TAMP ; CALCULATE CURRENT TIMES TEN

;ADD THE COMPLEMENTED AMP RATING TO THE RUNNING CURRENT OVER AND OVER UNTIL

THE CURRENT IS EQUAL TO ZERO, THE NUMBER OF ITTERATIONS IS THE NUMBER TIMES TEN PERCENT OF OPERATION

00H :ACC = 0 LAI TAE :PERCENT = 0 :RESET CARRY RC TEMP1 ;POINT TO LOW BYTE LSN LHU LADR BRL

:ACC = COMPLEMENT AMP RATING LOW NIBBLE CALL AS

:ACC = COMPLEMENT AMP RATING MIDDLE NIBBLE LADR BRM CALL AS

LADR BRH

:ACC = COMPLEMENT AMP RATING HIGH NIBBLE CALL AS :ACC = COMPLEMENT NIBBLE FOR LOW 3 NIBBLES

OFH LAI GJMP PCT1

:COPYRIGHT MESSAGE

'(,'C',')','','\','Y,'8','8'.' 'Q',U',A',R',E', ',D', ',C',O',.' DB

æ ;& :& RAM ADDRESS TABLE ;&

:CALCULATED RATING HIGH NIBBLE BRH SET COH :CALCULATED RATING MIDDLE NIBBLE BRM SET 01H :CALCULATED RATING LOW NIBBLE C2H ROI SET

5,089,928 203 TOPT :TEMP TRIP UNIT OPTIONS SET TOH TLTS SET 11H TEMP LONG TIME SWITCH :TEMP RATING PLUG ID TRPID SET 12H SET TSID :TEMP SENSOR ID 13H **TSH** SET 14H TEMPORARY SERIAL DATA HIGH **TCNT** SET 15H TIMER INTERRUPT COUNTER PTEMP SET 16H :TEMPORARY PACKET NUMBER TPAK SET 17H :TEMPORARY PACKET NUMBER AFTER DATA READY COPT :COMPARE OPTIONS MEMORY SET 18H **CLTS :COMPARE LTS** SET 19H **:COMPARE RPID** CRPID SET 1AH CSID SET 184 **COMPARE SID** BCD4 SET 1CH :MOST SIG DIGIT BCD3 SET 1DH BCD2 SET 1EH BCD1 SET 1FH :LEAST SIG DIGIT RDY SET 20H :SERIAL DATA READY BC SET 21H SERIAL BYTE COUNTER BC1 SET **22**H :SERIAL BYTE COUNTER TEST VALUE THMSN SET 23H :TEMP HIGH BYTE MSN THLSN SET 24H :TEMP HIGH BYTE LSN TLMSN SET 25H :TEMP LOW BYTE MSN TLLSN SET 26H :TEMP LOW BYTE LSN ZERO 27H SET ZERO VALUE MEMORY LOCATION ARH SET 28H :AMPERE RATING HIGH NIBBLE ARM SET 29H :AMPERE RATING MIDDLE NIBBLE ARL SET 2AH :AMPERE RATING LOW NIBBLE CHK **30H** SET ;CHECKSUM (4 BIT) NPCT SET 31H ;NUMBER OF TEN PERCENT OF BREAKER RATING **ACCTMP** SET 32H :INTERRUPT ROUTINE ACCUMULATOR STORAGE VMSN SET **33**H :VERY MSN (FOR 10X CALC) HMSN SET 34H :HIGH BYTE MSN HLSN 35H HIGH BYTE LSN SET LMSN SET 36H :LOW BYTE MSN **LLSN** SET 37H **:LOW BYTE LSN** OPT SET **40H** :TRIP UNIT OPTIONS PAK SET 41H :PACKET NUMBER ONE SET 42H EIGHT VALUE MEMORY LOCATION SET BT5 **43H** :TEMPORARY BINARY VALUE BT4 SET **44**H TEMPORARY BINARY VALUE SET 45H BT3 :TEMPORARY BINARY VALUE BT2 SET AAH TEMPORARY BINARY VALUE BTI SET 47H :TEMPORARY BINARY VALUE LMOD SET **50H** :MODULO LOW NIBBLE FOR TIMER SENSOR LOOKUP ID SID SET 51H RPID SET 52H :RATING PLUG LOOKUP ID

END

SET

We claim:

TEMP5 SET

TEMP4 SET

TEMP3 SET

TEMP2 SET

TEMP1 SET

LTS

LTEMPH

LTEMPL SET

53H

54H

55H

56H

57H

60H

SFT

62H

- 1. A circuit breaker tripping system comprising:
- a processor which analyzes current in the circuit breaker and generates a plurality of trip signals; and

TEMP NIBBLE

:TEMP NIBBLE :TEMP NIBBLE

TEMP NIBBLE

TEMP NIBBLE

:LONG TIME SWITCH SETTING

;LONG TIME SWITCH STORAGE HIGH NIBBLE

:LONG TIME SWITCH STORAGE LOW NIBBLE

- a trip indicator circuit, responsive to the trip signals and operating from power provided by the tripping system, including:
 - a battery;

latch means, responsive to the processor, for latching at least one of the trip signals and for asserting a battery enable signal;

- a display;
- a driver circuit, responsive to the latch means, for driving the display;
- means for arbitrating power to the latch means and the trip indicator circuit either from the tripping

system or from the battery when said battery enable signal is asserted; and

switch means for permitting an operator to assert said battery enable signal independently of the trip signals from the processor.

- 2. A circuit breaker tripping system, according to claim 1, further including an electrical connector for connecting the trip indicator circuit to a remaining portion of the tripping system wherein a terminal of the battery is connected to said connector such that current from the battery must pass through the electrical connector to prevent power being drawn from the battery without the trip indicator circuit being connected to the remaining portion of the tripping system.
- 3. A tripping system, according to claim 1, wherein the trip indicator circuit further includes a display control processor, responsive to the processor, for controlling the display.
- 4. A tripping system, according to claim 1, wherein the trip indicator circuit further includes:

indicator means having display means for indicating that the operating power provided by the tripping system is in excess of a first level; and

control means, operative in response to the power provided by the tripping system being in excess of a second level that is greater than the first level, for controlling the indicator means.

5. A tripping system, according to claim 4, wherein the second level corresponds to the system providing operating power to the trip indicator circuit.

6. A tripping system, according to claim 5, wherein the display is an LCD type and the indicator means includes an LCD bar segment.

7. A tripping system, according to claim 4, wherein the second level corresponds to the system providing operating power to the trip indicator circuit and wherein the display is an LCD type and the indicator means includes an LCD bar segment.

- 8. A tripping system, according to claim 1, wherein the trip indicator circuit is optionally connected to a remaining portion of the tripping system through an electrical connector.
- 9. For use in a circuit breaker tripping system, a trip indicator circuit which is normally powered, via a current path, from current monitored by the tripping system, comprising:

indicator means including display means for indicating that the power from the tripping system current path is in excess of a first level; and

control means, operative in response to the power from the tripping system current path being in excess of a second level that is greater than the first level, for controlling the indicator means, wherein the second level corresponds to the trip indicator circuit receiving power from the monitored current, such that the display means indicates when there is at least a minimum of power being drawn from the monitored current but not necessarily sufficient power to operate the control means.

10. A trip indicator circuit, according to claim 9, wherein the display means includes means to indicate a percentage of maximum allowable continuous current in the current path.

11. A trip indicator circuit, according to claim 9, wherein the display means includes a plurality of bar indicators for indicating one of a plurality of percentages of maximum allowable continuous current in the current path.

12. A trip indicator circuit, according to claim 9, wherein the second level corresponds to the system providing operating power to the trip indicator circuit.

13. A trip indicator circuit, according to claim 9, wherein the display is an LCD type and the indicator means includes an LCD bar segment.

.