

# PISO-730 Series Card User Manual

32-ch Isolated DIO and 32-ch TTL DIO Board

Version 4.0, Aug. 2015



Board includes PEX-730, PISO-730U, PISO-730U-5V, PISO-730, PISO-730A and PISO-730A-5V

#### WARRANTY

All products manufactured by ICP DAS are warranted against defective materials for a period of one year from the date of delivery to the original purchaser.

#### WARNING

ICP DAS assumes no liability for damages consequent to the use of this product. ICP DAS reserves the right to change this manual at any time without notice. The information furnished by ICP DAS is believed to be accurate and reliable. However, no responsibility is assumed by ICP DAS for its use, nor for any infringements of patents or other rights of third parties resulting from its use.

#### **COPYRIGHT**

Copyright © 2014 by ICP DAS. All rights are reserved.

#### **TRADEMARK**

Names are used for identification only and may be registered trademarks of their respective companies.

#### CONTACT US

If you have any question, please feel to contact us. We will give you quick response within 2 workdays. Email: <u>service@icpdas.com</u>, <u>service.icpdas@gmail.com</u>



## TABLE OF CONTENTS

1.	INTR	ODUCTION	4
	1.1	Packing List	6
	1.2	FEATURES	7
	1.3	Applications	7
	1.4	SPECIFICATIONS	8
	1.4.1	PEX-730/PISO-730U(-5V)/PISO-730	8
	1.4.2	PISO-730A (-5V)	10
2.	HAR	DWARE CONFIGURATION	.12
	2.1	BOARD LAYOUT	12
	2.1.1	PISO-730/PISO-730A(-5V)	12
	2.1.2	PISO-730U(-5V)/PEX-730	13
	2.2	I/O OPERATION	14
	2.2.1	Non-Isolation D/O Port Architecture (CON3)	14
	2.2.2	Non-Isolation D/I Port Architecture (CON2)	15
	2.2.3	solation D/O Port Architecture (CON1)	16
	2.2.4	solation D/I Port Architecture (CON1)	18
	2.3	INTERRUPT OPERATION	19
	2.3.1	nterrupt Block Diagram	20
	2.3.2	NT_CHAN_0	21
	2.3.3	NT_CHAN_1	22
	2.3.4	nitial_High, Active_Low Interrupt Source	23
	2.3.5	nitial_Low, Active_High Interrupt Source	25
	2.3.6	Multiple Interrupt Source	27
	2.4	Card ID Switch	29
	2.5	Pin Assignments	30
3.	HAR	DWARE INSTALLATION	.31
4.	SOFT	WARE INSTALLATION	.35
	4.1	OBTAINING/INSTALLING THE DRIVER INSTALLER PACKAGE	35
	4.2	PNP DRIVER INSTALLATION	36
	4.3	VERIFYING THE INSTALLATION	37
	4.3.1	How do I get into Windows Device Manager?	37
	4.3.2	Check that the Installation	39

PIS 32-	SO-730 Series Card 2-ch Isolated DIO and 32-ch TTL DIO						
5.	TEST	ING PISO-730 SERIES CARD					40
-	- 4						40
	5.1	SELF-TEST WIRING					 40
	5.1.1	Non-Isolation (5V/11L) DIO lest Wiring					 40
	5.1.2						 41
	5.2	EXECUTE THE TEST PROGRAM					 45
6.	I/O C	ONTROL REGISTER	•••••		••••••		 47
	6.1	How to Find the I/O Address					 47
	6.1.1	PIO_PISO Utility					 48
	6.2	THE ASSIGNMENT OF I/O ADDRESS					 51
	6.3	The I/O Address Map					 53
	6.3.1	RESET\ Control Register					 54
	6.3.2	AUX Control Register					 54
	6.3.3	AUX Data Register					 54
	6.3.4	INT Mask Control Register					 55
	6.3.5	AUX Status Register					 55
	6.3.6	Interrupt Polarity Control Register					 56
	6.3.7	I/O Data Register					 57
	6.3.8	D/O Readback Register					 58
	6.3.9	Card ID Register					 59
	6.3.10	Ver No Register					 59
7.	DEM	O PROGRAMS					 60
	71	DEMO PROGRAM FOR WINDOWS					60
	7.1						 00
	721	Demo1: DO Demo					 02
	722	Demo2: DIO Demo					 04
	7.2.3	Demo3: Interrupt (DI0 initial high)					68
	7.2.4	Demo4: Interrupt (DI0 initial low)					70
	7.2.5	Demo5: Interrupt (Multi interrupt source)					73
AP	PENDIX:	DAUGHTER BOARD	•••••		••••••	••••••	 76
	A1. DE	3-16P Isolated Input Board					 76
	A2. DE	3-16R Relay Board					 77
	A3. DE	3-24PR, DB-24POR and DB-24C					 78
	A4. Do	ughter Board comparison Table					 79

### **1. Introduction**

The PEX-730 and PISO-730U card is the new generation product that ICP DAS provides to meet RoHS compliance requirement. The PISO-730U card is designed as a drop-in replacement for the PISO-730, while the PEX-730 card is designed as easy replacement for the PISO-730. Users can replace the PISO-730 by the PEX-730 and PISO-730U directly without software/driver modification.

PEX-730/PISO-730U(-5V)/PISO-730/PISO-730A(-5V) cards provide 32 isolated digital I/O channels (16 x DI and 16 x DO) and 32 TTL-level digital I/O channels (16 x DI and 16 x DO). Both the isolated DI and DO channels use a short optical transmission path to transfer an electronic signal between the elements of a circuit and keep them electrically isolated. With 3750 V<sub>rms</sub> isolation protection, these DIO channels allow the input signals to be completely floated so as to prevent ground loops and isolate the host computer from damaging voltages. Each digital output offers a **NPN (Current Sinking for PEX-730/PISO-730U(-5V)/PISO-730)** or **PNP (Current Sourcing for PISO-730A(-5V))** transistor and integrated suppression diode for the inductive load. The open collector outputs (DO channels) are typically used for alarm and warning notification, signal output control, control for external circuits that require a higher voltage level, and signal transmission applications, etc.

The PEX-730 and PISO-730U(-5V) also adds a Card ID switch on-board. Users can set Card ID and then recognize the board by the ID via software when using two or more cards in one computer.

These cards support various OS versions, such as Linux, DOS, Windows 98/NT/2000, 32/64-bit Windows 8/7/Vista/XP. DLL and Active X control together with various language sample programs based on Turbo C++, Borland C++, Microsoft C++, Visual C++, Borland Delphi, Borland C++ Builder, Visual Basic, C#.NET, Visual Basic.NET and LabVIEW are provided in order to help users quickly and easily develop their own applications.



#### Comparison Table

			D/I		D/O Channels			
Model Name	Bus	Non-Isolated (5V/TTL)	Isolated //TTL)		Non-Isolated (5V/TTL)	lso	blated	
		Channel	Channel	Input Voltage	Channel	Channel	Туре	
PEX-730	PCI Express	16	16	Logic 1: 9 ~ 24 V	16	16	Sink, NPN	
PISO-730U	Universal PCI	16	16	Logic 1: 9 ~ 24 V	16	16	Sink, NPN	
PISO-730U-5V	Universal PCI	16	16	Logic 1: 5 ~ 12 V	16	16	Sink, NPN	
PISO-730	5 V PCI	16	16	Logic 1: 5 ~ 12 V	16	16	Sink, NPN	
PISO-730A	5 V PCI	16	16	Logic 1: 9 ~ 24 V	16	16	Source, PNP	
PISO-730A-5V	5 V PCI	16	16	Logic 1: 5 ~ 12 V	16	16	Source, PNP	

.....

### 1.1 Packing List

#### The shipping package includes the following items:

	-	-			
	One multi-function card as follows:				
	PEX Series	PEX-730			
	PISO-730 series:	PISO-730U, PISO-730U-5V, PISO-730			
	PISO-730A series:	PISO-730A, PISO-730A-5V			
	One printed Quick Start Guide				
Pil Anthe square tor	One software utility CD				
web.	One CA-4002 D-Sub Co	nnect			



Note:

If any of these items are missing or damaged, please contact the local distributor for more information. Save the shipping materials and cartons in case you need to ship the card in the future.

### **1.2** Features

- Support the +5V PCI bus for PISO-730(-5V)/PISO-730A(-5V)
- Support the +3.3/+5 V PCI bus for PISO-730U
- Supports PCI Express x 1 for PEX-PEX-730
- 64 DIO channels (32 Isolated channels, 32 Non-isolated channels)
- 3750 V<sub>rms</sub> photo-isolated protection
- Built-in DC/DC converter with 3000 V<sub>DC</sub> isolated
- Output status readback function for PISO-730U/PEX-730
- Supports Card ID (SMD Switch) for PISO-730U/PEX-730
- Two Interrupt sources
- SMD, Sort card, power saving
- Supports Plug&Play to obtain I/O resources
- No more manually setting of I/O address and IRQ

### **1.3** Applications

- Factory automation
- Product test
- Laboratory automation

### **1.4 Specifications**

### 1.4.1 PEX-730/PISO-730U(-5V)/PISO-730

Model Name		PEX-730	PISO-730U	PISO-730	PISO-730U-5V		
Digital Input	Digital Input						
Isolation Volta	ge			3750 V <sub>rms</sub>			
Channel	Isolated	16					
Channels	Non-Isolated	16					
	Isolated	Optical					
Compatibility	Non-Isolated			5V/TTL			
			Logic 0: 0 ~ 1 \	V	Logic 0: 0 ~ 1 V		
	Icolated		Logic 1: 9 ~ 24	V	Logic 1: 5 ~ 12 V		
Input	Isolated	(Logic	1: Min. 7 V; Ma	ax. 30 V)	(Logic 1: Min. 3.5		
Voltage					V; Max. 16 V)		
	Non Isolatad	Logic 0: 0.8 V max.					
	Non-isolateu	Logic 1: 2.0 V min.					
Input Impedan	ce	1.2 KΩ, 1 W					
Response	Isolated	4 kHz (Typical)					
Speed	Non-Isolated	500 kHz	500 kHz 1.2 MHz				
Digital Output							
Isolation Volta	ge	3750 V <sub>rms</sub>					
Channela	16	16					
Channels	16	16					
Compatibility	Isolated		Sink, O	pen Collector			
Compatibility	Non-Isolated			5V/TTL			
Output	Non Isolated		Logic	0: 0.4 V max.			
Voltage	Non-Isolated	Logic 1: 2.4 V min.					
Output	Isolated	100	) mA/+30 V for (	one channel @ 10	00% duty		
Capability	Non Isolated		Sink: 2	.4 mA @ 0.8 V			
	Non-Isolated	Source: 0.8 mA @ 2.0 V					
Response	ponse Isolated 4 kHz (Typical)						
Speed Non-Isolated 500 ki		500 kHz	500 kHz				

Model Name	PEX-730	PISO-730U	PISO-730	PISO-730U-5V		
General						
Bus Type	PCI Express x 1	3.3 V / 5 V Universal PCI, 32-bit, 33 MHz	5 V PCI, 32-bit, 33 MHz	3.3 V / 5 V Universal PCI, 32-bit, 33 MHz		
Data Bus			8-bit			
Card ID	Yes (	4-bit)	-	Yes (4-bit)		
I/O Connector	Female DB37 x 1					
	20-pin box header x 2					
Dimensions (L x W x D)	163 mm x					
	116 mm x	180 mm x 105 mm x 22 mm				
	22 mm					
Power Consumption	600 mA @ +5 V					
Operating Temperature	0 ~ 60 °C					
Storage Temperature	-20 ~ 70 °C					
Humidity		5 ~ 85% RH	H, non-condensing	5		

### 1.4.2 PISO-730A (-5V)

Model Name		PISO-730A	PISO-730A-5V		
Digital Input					
Isolation Volta	ge	3750 V <sub>rms</sub>			
Channel	Isolated	16			
Channels	Non-Isolated	16			
	Isolated	Optical			
Compatibility	Non-Isolated	5	SV/TTL		
		Logic 0: 0 ~ 1 V	Logic 0: 0 ~ 1 V		
lawst	Isolated	Logic 1: 9 ~ 24 V	Logic 1: 5 ~ 12 V		
Input		(Logic 1: Min. 7 V; Max. 30 V)	(Logic 1: Min. 3.5 V; Max. 16 V)		
voltage	Non Icolated	Logic 0	: 0.8 V max.		
	Non-Isolated	Logic 1: 2.0 V min.			
Input Impedan	ice	1.2 KΩ, 1 W			
Response	Isolated	4 kHz (Typical)			
Speed	Non-Isolated	1.2 MHz			
Digital Output					
Isolation Volta	ge	3750 V <sub>rms</sub>			
Channels	16	16			
Channels	16	16			
	Isolated	Source, Open Collector			
Compatibility	Non-Isolated	5V/TTL			
Output		Logic 0: 0.4 V max.			
Voltage	Non-Isolated	Logic 1	.: 2.4 V min.		
Output	Isolated	100 mA/+30 V for o	ne channel @ 100% duty		
Capability	Non Issisted	Sink: 2.4	4 mA @ 0.8 V		
	Non-Isolated	Source: 0.8 mA @ 2.0 V			
Response	Isolated	4 kHz (Typical)			
Speed	Non-Isolated	1.	2 MHz		

Model Name	PISO-730A	PISO-730A-5V				
General	General					
Bus Type	5 V PCI, 3	32-bit, 33 MHz				
Data Bus		8-bit				
Card ID		-				
I/O Connector	Female DB37 x 1					
	20-pin b	ox header x 2				
Dimensions (L x W x D)	180 mm x 105 mm x 22 mm					
Power Consumption	640 mA @ +5 V					
Operating Temperature	0 ~ 60 °C					
Storage Temperature	-20 ~ 70 °C					
Humidity	5 ~ 85% RH, non-condensing					

### **2. Hardware Configuration**

### 2.1 Board Layout

### 2.1.1 PISO-730/PISO-730A(-5V)



CON1	The terminal for isolation digital input/output	Refer to <u>Sec.2.5</u> for more
CON2	The terminal for TTL digital input	detailed about pin
CON3	The terminal for TTL digital output	assignments information.
JP1	Reserved	-

### 2.1.2 PISO-730U(-5V)/PEX-730





CON1	The terminal for isolation digital input/output	Refer to <u>Sec.2.5</u> for more
CON2	The terminal for TTL digital input	detailed about pin
CON3	The terminal for TTL digital output	assignments information.
JP1	Reserved	-
SW1	Card ID function	Refer to <u>Sec.2.4</u>

### 2.2 I/O Operation

### 2.2.1 Non-Isolation D/O Port Architecture (CON3)

When the PC is powered-up, all operations of non-isolated DO states are cleared to low state. The RESET\ signal is used to clear non-isolated DO states. Refer to <u>Sec. 6.3.1</u> for more information about the RESET\ signal.

#### $\succ$ The RESET\ is in Low-state $\rightarrow$ all non-isolated DO states are clear to low state



#### The block diagram of Non-isolated DO is as follows:

### 2.2.2 Non-Isolation D/I Port Architecture (CON2)

When the PC is powered-up, non-isolated DI port operations are disabled. The enable/disable for non-isolated DI ports is controlled by the RESET\ signal. Refer to <u>Sec. 6.3.1</u> for more information about the RESET\ signal.

≻ The RESET\ is in Low-state → all non-isolated DI operation are disabled
 ≻ The RESET\ is in High-state → all non-isolated DI operation are enabled

## Figure 2-2 RESET\ Data Data Disable Clock Input D/I buffer CKT

#### The block diagram of Non-isolated DI is as follows:

### 2.2.3 Isolation D/O Port Architecture (CON1)

When the PC is powered-up, all operations of isolated DO states are cleared to low state. The RESET\ signal is used to clear isolated DO states. Refer to <u>Sec. 6.3.1</u> for more information about RESET\ signal.

#### $\succ$ The RESET\ is in Low-state $\rightarrow$ all isolated DO states are clear to low state

Each eight open-collector output channel shares EO.COM (IDO0 to IDO7 use EO.COM1 and IDO8 to IDO15 use EO.COM2)

#### The block diagram of isolated DO (Current Sinking) is as follows:



(Recommend: It is necessary to connect a diode (..3..). In the external device end as means of preventing damage form the counter emf. If your external device is inductive load, Ex. Relay...etc.)





(Recommend: It is necessary to connect a diode (..3..). In the external device end as means of preventing damage form the counter emf. If your external device is inductive load, *Ex. Relay...etc.*)

#### 2.2.4 Isolation D/I Port Architecture (CON1)

The PISO-730 series cards provide 16-channel isolated digital input. The **PEX-730**, **PISO-730U**, **PISO-730** and **PISO-730A** each of the isolated digital input can accept **voltages from 9** Voc **to 30** Voc. The **PISO-730U-5V** and **PISO-730A-5V** each of the isolated digital input can accept **voltages from 5** Voc **to 12** Voc. Each eight input channels share one external common end point. (IDI0 to IDI7 use EI.COM1 and IDI8 to IDI15 use EI.COM2)



### 2.3 Interrupt Operation

There are two interrupt sources in PISO-730 series cards. These two signals are named as INT\_CHAN\_0 and INT\_CHAN\_1. Their signal sources are given as follows:

INT\_CHAN\_0: DI0 INT\_CHAN\_1: DI1

If only one interrupt signal source is used, the interrupt service routine does not have to identify the interrupt source. Refer to <u>Sec. 7.2.3 DEMO3.C</u> and <u>Sec. 7.2.4 DEMO4.C</u> for more information.

If there is more than one interrupt source, the interrupt service routine will identify the active signals as follows: (refer to <u>Sec. 7.2.5 DEMO5.C</u>)

- 1. Reads the new status of all interrupt signal sources (refer to Sec. 6.3.5)
- 2. Compares the new status with the old status to identify the active signals
- 3. If INT\_CHAN\_0 is active, services it
- 4. If INT\_CHAN\_1 is active, services it
- 5. Updates interrupt status

#### Note:

If the interrupt signal is too short, the new status may be as same as old status. In that condition, the interrupt service routine cannot identify which interrupt source is active. So the interrupt signal must be hold\_active long enough until the interrupt service routine is executed. This hold\_time is different for different O.S. The hold\_time can be as short as a micro-second or as long as a second. In general, 20 ms is enough for any O. S.



#### 2.3.1 Interrupt Block Diagram

The interrupt output signal of PISO-730 series cards, INT\ is a **level-trigger, Active\_Low signal**. If the INT\ generates a low-pulse, the PISO-730 will interrupt the PC once a time. If the INT\ is fixed in low level, the PISO-730 series cards will interrupt the PC continuously. So the INT\_CHAN\_0/1 must be controlled by **pulse\_type** signals. They must be fixed in low-level state normally and generate a high\_pulse to interrupt the PC.

The priority of INT\_CHAN\_0/INT\_CHAN\_1 is the same. If these two signals are active at the same time, then INT\ will be activated only once. So the interrupt service routine has to read the status of all interrupt channels for a multi-channel interrupt. Refer to <u>Sec. 2.3.6</u> for more information.

<u>Sec. 7.2.5 DEMO5.C</u>  $\rightarrow$  for multi-channel interrupt source

If only one interrupt source is used, the interrupt service routine doesn't have to read the status of interrupt source. The demo programs <u>Sec. 7.2.3 DEMO3.C</u> and <u>Sec. 7.2.4 DEMO4.C</u> are designed for single-channel interrupt demo as follows:

Sec. 7.2.3 DEMO3.Cand Sec. 7.2.4 DEMO4.C → for INT\_CHAN\_0 only

### 2.3.2 INT\_CHAN\_0



The INT\_CHAN\_0 must be fixed in a normal, low-level state and generate a high\_pulse to interrupt the PC.

The ENO can be used to enable/disable the INT\_CHAN\_0 as follows: (Refer to Sec. 6.3.4)

EN0=0  $\rightarrow$  INT\_CHAN\_0=disable EN0=1  $\rightarrow$  INT\_CHAN\_0=enable

The INVO can be used to invert/non-invert the DIO as follows: (Refer to Sec. 6.3.6)  $INV0=0 \rightarrow INT\_CHAN\_0=invert$  state of DIO  $INV0=1 \rightarrow INT\_CHAN\_0=non-invert$  state of DIO

Refer to the following demo program for more information:

Sec. 7.2.3 DEMO3.C→ for INT\_CHAN\_0 (initial high)Sec. 7.2.4 DEMO4.C→ for INT\_CHAN\_0 (initial low)Sec. 7.2.5 DEMO5.C→ for multi-channel interrupt source

Note: Refer to Sec. 2.3.4 and Sec. 2.3.5 for active high-pulse generation.

### 2.3.3 INT\_CHAN\_1



The INT\_CHAN\_1 must be fixed in a normal low-level state and generated a high\_pulse to interrupt the PC.

The EN1 can be used to enable/disable the INT\_CHAN\_1 as follows: (Refer to Sec. 6.3.4)

EN1=0  $\rightarrow$  INT\_CHAN\_1=disable EN1=1  $\rightarrow$  INT\_CHAN\_1=enable

The INV1 can be used to invert/non-invert the DI1 as follows: (Refer to Sec. 6.3.6)

INV1=0 $\rightarrow$ INT\_CHAN\_1=invert state of DI1 INV1=1 $\rightarrow$ INT\_CHAN\_1=non-invert state of DI1

Refer to demo program for more information as follows:

Sec. 7.2.3 DEMO3.C→ for INT\_CHAN\_0 (initial high)Sec. 7.2.4 DEMO4.C→ for INT\_CHAN\_0 (initial low)Sec. 7.2.5 DEMO5.C→ for multi-channel interrupt source

Note: Refer to Sec. 2.3.4 and Sec. 2.3.5 for active high-pulse generation.

### 2.3.4 Initial\_High, Active\_Low Interrupt Source

If the DIO is an initial\_high, active\_low signal, the interrupt service routine should use INVO to invert/non-invert the DIO for high\_pulse generation as follows: (Refer to <u>Sec. 7.2.3 DEMO3.C</u> and the DI1 is similarly)

Initial set:

now_int_state=1;	/* initial state for DI0 */
outportb(wBase+0>	(2a,0); /* select the inverted DI0 */
void interrupt irq_service()	
if (now int state==1)	/* now DIO is changed to LOW, refer to Figure 2-9 */(a)
{	$/* \rightarrow INT_CHAN_0=!DI0=HIGH now */$
COUNT_L++;	/* find a LOW_pulse (DI0) */
If((inport(wBase+7)&1)==0)	/* the DIO is still fixed in LOW */
{	$/* \rightarrow$ needs to generate a high_pulse */ /* INIVO callect the new inverted input refer to Figure 2.0 */( <b>b</b> )
outportb(wbase+oxza,1);	
	/* INT_CHAN_0 generate a high pulse */
now_int_state=0;	/* now DI0=LOW */
}	
else now_int_state=1;	/* now DI0=HIGH */
	/* doesn have to generate high_pulse */
}	
else	/* now DIU is changed to HIGH, refer to Figure 2-9 */(C)
L COUNT H++·	/ -> INT_CHAN_0-DIO_HIGH HOW / /* find a HIGH_nulse (DIO) */
lf((inport(wBase+7)&1)==1)	/* the DIO is still fixed in HIGH */
{	/* needs to generate a high_pulse */
outportb(wBase+0x2a,0);	/* INVO select the inverted input, refer to Figure 2-9 */(d)
	/* INT_CHAN_0=!DI0=LOW → */
	/* INT_CHAN_0 generate a high_pulse */
now_int_state=1;	/* now DI0=HIGH */
} else now int state-0:	/* now DI0-I OW/ */
else now_int_state=0,	/* doesn have to generate high pulse */
}	
if (wlrq>=8) outportb(A2_8259,0)	(20);
outportb(A1_8259,0x20);	



### 2.3.5 Initial\_Low, Active\_High Interrupt Source

If the DIO is an initial\_low, active\_high signal, the interrupt service routine should use INVO to invert/non-invert the DIO for high\_pulse generation as follows: (Refer to Sec. 7.2.4 DEMO4.C and the DI1 is similarly)

#### Initial set:

now_int_state=0;	/* initial state for DI0  */
outportb(wBase+0	x2a,1); /* select the non-inverted DIO */
<pre>void interrupt irq_service() </pre>	
। if (now int state==1)	/* now DI0 is changed to LOW, refer to Figure 2-10 */(C)
{	/* → INT_CHAN_0=!DI0=HIGH now */
COUNT_L++;	/* find a LOW_pulse (DI0) */
lf((inport(wBase+7)&1)==0)	/* the DIO is still fixed in LOW */
{	$/* \rightarrow$ needs to generate a high_pulse */
outportb(wBase+0x2a,1);	/* INVO select the non-inverted input, refer to Figure 2-10 */( <b>C</b> )
	/* INT_CHAN_U=DIU=LOW
now int state= $0$ .	/* now DI0=LOW/ */
}	
else now int state=1;	/* now DI0=HIGH */
/	/* doesn have to generate high_pulse */
}	
else	/* now DI0 is changed to HIGH, refer to Figure 2-10 $*/(a)$
{	$/* \rightarrow INT_CHAN_0=DI0=HIGH now */$
COUNT_H++;	/* find a High_pulse (DIO) */
lf((inport(wBase+7)&1)==1)	/* the DIO is still fixed in HIGH */
{	/* needs to generate a nign_pulse */
outportb(wbase+0x2a,0);	/* INT CHAN $O-IDIO-IOW \rightarrow */$
	/* INT_CHAN_0_enerate a high_nulse */
now int state=1:	/* now DI0=HIGH */
}	,, ,
else now_int_state=0;	/* now DI0=LOW */
	/* doesn have to generate high_pulse */
}	
if (wIrq>=8) outportb(A2_8259,0> outportb(A1_8259,0x20);	(20);



#### 2.3.6 Multiple Interrupt Source

Assume: DIO is initial Low, active High

DI1 is initial High, active Low

#### as follows:



Refer to <u>Sec. 7.2.5 DEMO5.C</u> for source program. These three falling-edge and rising-edge scenarios can be detected by <u>Sec. 7.2.5 DEMO5.C</u>.

Note: When the interrupt is active, the user program has to identify the active signals. More than one signal may be simultaneously. The interrupt service routine has to service all active signals at the same time.

#### PISO-730 Series Card 32-ch Isolated DIO and 32-ch TTL DIO

#### Initial set:

now_int_state=0x2;	/* Initial state: DIO at low level, DI1 at high level	*/
invert=0x1;	/* non-invert DI0 & invert DI1	*/
outportb(wBase+0x2a,inve	rt);	
void interrupt irq_service()		
د new_int_state=inportb(wBase+7)&0x03; int_c=new_int_state^now_int_state;	/* read all interrupt state */ /* compare which interrupt */ /* signal has changed */	
if ((int_c&0x1)!=0) {	/* INT_CHAN_0 is active */	
if ((new_int_state&0x01)!=0) {	/* now DIO changes to high */	
CNT_H1++; } else {	/* now DIO changes to low */	
CNT_L1++; } invert=invert^1; }	/* to generate a high pulse */	
if ((int_c&0x2)!=0) {	/* now DI1 change to high */	
CNT_H2++; } else {	/* now DI1 changes to low */	
<pre> invert=invert^2; } </pre>	/* to generate a high pulse */	
<pre>now_int_state=new_int_state; outportb(wBase+0x2a,invert); if (wIrq&gt;=8) outportb(A2_8259,0x20); outportb(A1_8259,0x20); }</pre>		

### 2.4 Card ID Switch

The PEX-730 and PISO-730U has a Card ID switch (SW1) with which users can recognize the board by the ID via software when using two or more PEX-730 and PISO-730U cards in one computer. The default Card ID is 0x0. For detail SW1 Card ID settings, please refer to Table 2.1. **Note that the Card ID function is only supported by the PEX-730 and PISO-730U.** 



(Default Settings)

#### Table 2.1 (\*) Default Settings; OFF $\rightarrow$ 1; ON $\rightarrow$ 0

Card ID (Hex)	1 ID0	2 ID1	3 ID2	4 ID3
<b>(*)</b> 0x0	ON	ON	ON	ON
0x1	OFF	ON	ON	ON
0x2	ON	OFF	ON	ON
0x3	OFF	OFF	ON	ON
0x4	ON	ON	OFF	ON
0x5	OFF	ON	OFF	ON
0x6	ON	OFF	OFF	ON
0x7	OFF	OFF	OFF	ON
0x8	ON	ON	ON	OFF
0x9	OFF	ON	ON	OFF
0xA	ON	OFF	ON	OFF
ОхВ	OFF	OFF	ON	OFF
0xC	ON	ON	OFF	OFF
0xD	OFF	ON	OFF	OFF
0xE	ON	OFF	OFF	OFF
0xF	OFF	OFF	OFF	OFF

### 2.5 Pin Assignments

The Pin assignments of CON1, CON2 and CON3 on the PISO-730 series cards are represented in the figure below.

CON2/CON3: 20-pin flat-cable headers for 5V/TTL digital input/output.

CON2/COM3 are TTL compatible		
High (1)	2.0 ~ 5.0 V (Voltage over 5.0V will damage the device)	
None Define	2.0 V ~ 0.8 V	
Low (0)	Under 0.8 V	

CON1: 37-pin D-type female connector isolation digital for input/output.

					r	r	-			
Pin Assign-	T		ю.	Pin Assign-		Pin Assign- ment	Terminal No.			Pin Assign ment
ment				ment		DI 0	01	00	02	DI 1
IDI 0	01					DI 2	03	00	04	DI 3
IDI 2	02	•	20	IDI_1		DI 4	05	00	06	DI 5
	03	. •	21	IDI_3		DI 6	07		08	DI 7
	03		22	IDI_5		DI 8	09	0 0	10	DI 9
IDI_6	04	•	23	IDI_7		DI 10	11		12	DI 11
IDI_8	05	• •	24	IDI_9		DI 12	15		14	DI 13
IDI_10	06	•	25	IDI 11		DI 14	17		10	CND
IDI_12	07	•	26	IDI 13			10		20	
IDI_14	08	•	27	IDI_15		150	15		20	1121
EI.COM1	09	•	20	FL COM2			CON2			
EO.COM1	10	• •	20	LI.COMZ		Dia				Dim
IDO_0	11	• •	29	IGND		Assian-	Te	erminal N	No.	Assian
IDO 2	12	• •	30	IDOI		ment				ment
IDO 4	13	• •	31	IDO3			01	00	02	DO 1
IDO 6	14	•	32	IDO5		DO 2	03	0 0	04	DO 3
	15		33	IDO7		DO 4	05	0 0	06	DO 5
IDO_10	16		34	IDO9		DO 6	07	00	08	DO 7
100_10	17		35	IDO11		DO 8	09	70 0	10	DO 9
IDO_IZ	1/	•	36	IDO13		DO 10	10	0 0	12	DO 11
IDO_14	18	•	37	IDO15		DO 12	12	ro o	14	DO 13
EO.COM2	19					DO 14	14	00	16	DO 15
						GND	16	00	18	GND
						+5V	18	00	20	+12V
		CON1						CON3	1	
		CONT								

### 3. Hardware Installation

#### Note:

As certain operating systems, such as Windows XP may require the computer to be restarted after a new driver is installed, it is recommended that the driver is installed first, which will reduce the installation time.

Follow the process described below to install your PISO-730 series card:

#### Step 1: Install the PISO-730 series card driver on your computer.



For detailed information regarding driver installation, refer to <u>Chapter 4</u> <u>Software Installation.</u>

#### Step 2: Configuring Card ID by the SW1 DIP-Switch.



For detailed information about the card ID (SW1), please refer to Sec. 2.4 Car ID Switch.

*Note that the Card ID function only supports PEX-730 and PISO-730U.* 



Step 3: Correctly shut down and power off your computer, and then disconnect the power supply.



Step 4: Remove the cover from the computer.

Step 5: Select an empty PCI/PCI Express slot.



User Manual, Ver. 4.0, Aug. 2015, PMH-0004-40 Page: 32

Step 6: Remove the screw holding the cover for the PCI/PCI Express slot in place and then remove the slot cover from the PC. Ensure that you do not misplace the screw.

Step 7: Remove the connector cover from the PISO-730 series card.

Step 8: Align the contacts of the PCI card with the open slot on your motherboard and carefully insert your PISO-730 series card into the PCI/PCI Express slot.



User Manual, Ver. 4.0, Aug. 2015, PMH-0004-40 Page: 33



Step 9: Screw the mounting bracket screw removed in step 5 into the new PCI card bracket to secure the card in place.

Confirm that the PISO-730 series card is correctly mounted on the motherboard.

Step 10: Re-attach cover for the computer and reconnect the power supply.

#### Step 11: Power on the computer.

Once the computer reboots, follow the onscreen messages to complete the Plug & Play installation process. For more information, refer to <u>Chapter 4 Software Installation</u>.



### 4. Software Installation

This chapter provides a detailed description of the process for installing the PISO-730 series driver and how to verify whether the PISO-730 was properly installed. PISO-730 series card can be used on DOS, Linux and Windows 98/ME/2000 and 32-/64-bit XP/2003/Vista/7/8 based systems, and the drivers are fully Plug &Play (PnP) compliant for easy installation.

#### 4.1 Obtaining/Installing the Driver Installer Package

The driver installer package for the PISO-730 series card can be found on the supplied CD-ROM, or can be obtained from the ICP DAS FTP web site. Install the appropriate driver for your operating system. The location and addresses are indicated in the Table4-1 and Table4-2 below.

OS	Windows 2000 × 32/64-bit Windows XP × 32/64-bit Windows 2003 × 32/64-bit Windows Vista × 32/64-bit Windows 7 × 32/64-bit Windows 2008 × 32/64-bit Windows 8
Driver Name	UniDAQ Driver/SDK (unidaq_win_setup_xxxx.exe)
CD-ROM	CD:\\ NAPDOS\PCI\UniDAQ\DLL\Driver\
Web Site	http://ftp.icpdas.com/pub/cd/iocard/pci/napdos/pci/unidaq/dll/driver/
Installing Procedure	For detailed information about the UniDAQ driver installation, please refer to UniDAQ DLL Software Manual. The user manual is contained in: CD:\NAPDOS\PCI\UniDAQ\Manual\ <u>http://ftp.icpdas.com/pub/cd/iocard/pci/napdos/pci/unidaq/manual/</u>

Table 4-1: UniDAQ Driver/SDK

#### Table 4-2: PISO-DIO Series Classic Driver

OS	Windows 95/98/ME、 Windows NT、 Windows 2000、 32-bit Windows XP、 32-bit Windows 2003、 32-bit Windows Vista、 32-bit Windows 7
Driver Name	PISO-DIO Series Classic (PISO_DIO_Winxxx.exe)
CD-ROM	CD:\\ NAPDOS\PCI\PISO-DIO\DLL_OCX\Driver\
Web Site	http://ftp.icpdas.com/pub/cd/iocard/pci/napdos/pci/piso-dio/dll_ocx/driver/
Installing Procedure	For detailed information about the PISO-DIO series classic driver installation, please refer to PISO-DIO series classic driver DLL Software Manual. The user manual is contained in: CD:\NAPDOS\PCI\PISO-DIO\Manual\ <u>http://ftp.icpdas.com/pub/cd/iocard/pci/napdos/pci/piso-dio/manual/</u>

### 4.2 PnP Driver Installation

Power off the computer and install the PISO-730 series cards. Turn on the computer and Windows 95/98/ME/NT/2000 and 32-/64-bit Windows XP/2003/Vista/7/8 should automatically defect the new PCI device(s) and then ask for the location of the driver files for the hardware. If a problem is encountered during installation, refer to the PnPinstall.pdf file for more information.
# 4.3 Verifying the Installation

To verify the installation, use the Windows **Device Manager** to view and update the device drivers installed on your computer, and check to ensure that hardware is operating correctly. The following is a description of how access the Device Manager in each of the major versions of Windows. Refer to the appropriate description for your specific operating system to verify the installation.

### 4.3.1 How do I get into Windows Device Manager?

#### Microsoft Windows 95/98/ME

**Step 1:** On the desktop right-click on **"My Computer"** and click **"Properties"** or open the **"Control Panel"** and double-click the **"System"** icon.

Step 2: Click the "<u>Device Manager</u>" tab.

#### Microsoft Windows 2000/XP

- Step 1: Click "Start" → then point to "Settings" and click → "Control Panel". Double-click the "System" icon to open the "System Properties" dialog box..
- Step 2: Click the "Hardware" tab and then click the "<u>Device Manager</u>" button.



#### Microsoft Windows 2003

- **Step 1:** Click "Start"  $\rightarrow$  point to "Administrative Tools", and then click "Computer Management".
- Step 2: From "System Tools" in the console tree, click "Device Manager".

Administrator		
Manage Your Server	😏 My Computer	
Command Prompt	Control Panel	
Windows Explorer	🍿 Administrative Tools 🔹 🕨	Certification Authority
	Printers and Faxes	Cluster Administrator Component Services
Notepad	Help and Support	📃 Computer Management
		Configure Your Server Wizard

#### Microsoft Windows Vista/7

Step 1: Click "Start" button, and then click "Control Panel".

Step 2: Click "System and Maintenance", and then click "Device Manager".

(

Alternatively,	Control Panel (3)			
Step 1: Click "Start" button.	🛃 Device Manager			
Step 2: In the Search field, type	low devices and printers			
Device Manager and the press	🚔 Update device drivers			
Enter.	₽ See more results			
	device manager × Shut down +			

Note that Administrator privileges are required for this operation. If you are prompted for an administrator password or confirmation, type the password or provide confirmation.

#### Microsoft Windows 8

Step 1: To display the Start screen icon from the desktop view, simply hover the mouse cursor over the bottom-left corner of screen.
Step 2: Right-click the Start screen icon then click "Device Manager".

Alternatively, press [Windows Key] +[ X] to open the Start Menu, and select Device Manager from the options list.



## 4.3.2 Check that the Installation

Check the PISO-730 series card which listed correctly or not, as illustrated below.

🚇 Device Manager 🛛 🔲 🖾
<u>File Action View H</u> elp
<ul> <li>□ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □</li></ul>
Floppy disk controllers     Installation successful     IDE ATA/ATAPI controllers
<ul> <li>Keyboards</li> <li>Mice and other pointing devices</li> <li>Monitors</li> <li>Metwork adapters</li> <li>Ports (COM &amp; LPT)</li> <li>Processors</li> <li>Sound, video and game controllers</li> </ul>
System devices

# 5. Testing PISO-730 Series Card

This chapter can give you the detail steps about self-test. In this way, user can confirm that PISO-730 series cards well or not. Before the self-test, you must complete the hardware and driver installation. For detailed information about the hardware and driver installation, please refer to <u>Chapter 3</u> <u>Hardware Installation</u> and <u>Chapter 4 Software Installation</u>.

# 5.1 Self-Test Wiring

### 5.1.1 Non-isolation (5V/TTL) DIO Test Wiring

Preparing the device:

Before beginning the "self-test", ensure that the following items are available:

A CA-2002 (optional) cable

**Step 1:** Use the CA-2002 cable to connect the CON2 with CON3 on the PISO-730 series card.



### 5.1.2 Isolation DIO Test Wiring

Preparing the device:

Before beginning the "self-test", ensure that the following items are available:

- A DN-37 (optional) terminal board
- A CA-3710 (optional) cable
- ☑ Exterior power supply device. For example: DP-665 (optional)





Step 2: Connect the <u>CON1.IDI (0-15)</u> with <u>CON1.IDO (0-15)</u>. (Pin1 connects to Pin11 ... ... Pin27 connects to Pin37)

Step 3: Connect the <u>EI.COM1</u> with <u>EI.COM2</u>; Connect the <u>EO.COM1</u> with <u>EO.COM2</u>. (<u>Pin9</u> connects to <u>Pin20</u>; <u>Pin10</u> connects to <u>Pin19</u>)

For PEX-730/PISO-730U/PISO-730 External Power Wiring:

Step 4: External Power +24 V connect to EO.COM2 (Pin19). External Power +24 V connect to EI.COM2 (Pin28). External Power GND connect to CON1.IGND (pin29). (Refer to Figure 5-3 for illustrations)

For PISO-730U-5V External Power Wiring:

Step 4: External Power +5 V connect to EO.COM2 (Pin19).External Power +5 V connect to EI.COM2 (Pin28).External Power GND connect to CON1.IGND (pin29).(Refer to Figure 5-4 for illustrations)

#### For PISO-730AExternal Power Wiring:

Step 4: External Power +24 V connect to EO.COM2 (Pin19).
External Power GND connect to EI.COM2 (Pin28).
External Power GND connect to CON1.IGND (pin29).
(Refer to Figure 5-5 for illustrations)

#### For PISO-730A-5V External Power Wiring:

Step 4: External Power +5 V connect to EO.COM2 (Pin19).External Power GND connect to EI.COM2 (Pin28).External Power GND connect to CON1.IGND (pin29).(Refer to Figure 5-6 for illustrations)

Note that DI can accept external voltages refer to Sec. 2.2.4 "Isolation D/I Port Architecture (CON1)" for more detail information.

#### For PEX-730/PISO-730U/PISO-730 Wiring Diagram:



#### For PISO-730U-5V Wiring Diagram:



#### For PISO-730A Wiring Diagram:



User Manual, Ver. 4.0, Aug. 2015, PMH-0004-40 Page: 43

#### For PISO-730A-5V Wiring Diagram:



# 5.2 Execute the Test Program

The following example use UniDAQ driver to perform self-test. If you install the PISO-DIO series classic driver, please refer to Quick Start Guide of the PISO-730 (<u>http://ftp.icpdas.com/pub/cd/iocard/pci/napdos/pci/piso-dio/manual/quickstart/classic/</u>) to execute the self-test.

**Step 1:** Execute the UniDAQ Utility Program. The UniDAQ Utility.exe will be placed in the default path (C:\ICPDAS\UniDAQ\Driver\) after completing installation.

- 1. Double click the "UniDAQUtility.exe"
- 2. Confirm the PISO-730 series card had successfully installed to PC. It starts form 0.
- 3. Click the "TEST" button to start test.



**Step 2:** Get DIO function test result.

- 1. Click the "Digital Output" tab.
- 2. Select the "Port0" from the "Port Number" drop-down options.
- 3. Check channels 0, 2, 4 and 6.

0 PISO-730 (CARD ID:F)		
Analog Input Analog Qutput Digita	al Input	[ Timer/Counter ] Debug
7 6 5 4	3 2 1 0 3 3 HEX 66	ON(1) OFF(0)
		<u>E</u> XIT

- 4. Click the "Digital Input" tab.
- 5. Select the "Port0" from the "Port Number" drop-down options.
- 6. The corresponding D/I become **red** for channel 0, 2, 4, 6 of D/O is **ON**.



# 6. I/O Control Register

# 6.1 How to Find the I/O Address

The plug&play BIOS will assign a proper I/O address to every PIO/PISO series card in the power-on stage. The fixed IDs for the PISO-730 series cards are given as follows:

	PISO-730 (Rev 1.0 ~ 2.0)	PISO-730 (Rev 2.3)	PISO-730U (Rev 4.0)	PEX-730
Vendor ID	0xE159	0xE159	0xE159	0xE159
Device ID	0x02	0x01	0x01	0x01
Sub-Vendor ID	0x80	0xCA80	0xCA80	0xCA80
Sub-Device ID	0x08	0x00	0x00	0x00
Sub-Aux ID	0x40	0x40	0x40	0x40

Table 6-1:

Table 6-2:

	PISO-730A	PISO-730A
	(Rev 2.0)	(Rev 3.3)
Vendor ID	0xE159	0xE159
Device ID	0x02	0x01
Sub-Vendor ID	0x80	0x62FF
Sub-Device ID	0x08	0x00
Sub-Aux ID	0x80	0x80

We provide all necessary functions as follows:

- 1. PIO\_DriverInit(&wBoard, wSubVendor, wSubDevice, wSubAux)
- PIO\_GetConfigAddressSpace(wBoardNo,\*wBase,\*wIrq, \*wSubVendor, \*wSubDevice, \*wSubAux, \*wSlotBus, \*wSlotDevice)
- 3. Show\_PIO\_PISO(wSubVendor, wSubDevice, wSubAux)

All functions are defined in PIO.H. Refer to **PISO-DIO DLL software manual** for more information. The important driver information is given as follows:

1. Resource-allocated information:

- wBase: BASE address mapping in this PC
- wirq: IRQ channel number allocated in this PC

2. PIO/PISO identification information:

- wSubVendor: subVendor ID of this board
- wSubDevice: subDevice ID of this board
- wSubAux: subAux ID of this board

3. PC's physical slot information:

- **wSlotBus:** hardware slot ID1 in this PC's slot position
- wSlotDevice: hardware slot ID2 in this PC's slot position

The PIO\_PISO.EXE utility will detect and show all PIO/PISO cards installed in this PC. Refer to <u>Sec.</u> <u>6.1.1</u> for more information.

### 6.1.1 PIO\_PISO Utility

**The PIO\_PISO.EXE is valid for all PIO/PISO cards.** This program shows all PCI hardware ID regarding the PIO and PISO series DAQ cards. It is useful to test if the card Plug & Play successfully when the computer bootup. If the PIO or PISO series card does not shown in the screen correctly, please try to use another PCI slot and try again.

The user can execute the PIO\_PISO.EXE to get the following information:

- List all PIO/PISO cards installed in this PC
- List all resources allocated to every PIO/PISO cards
- List the wSlotBus and wSlotDevice for specified PIO/PISO card identification. (refer to <u>Sec. 6.2</u> for more information about the assignment of I/O Address)

#### For Windows OS

The **PIO\_PISO.EXE for Windows** is contained in:



After executing the utility, the detail information for all PIO/PISO cards that installed in the PC will be shown as follows:

UCP DAS PCI Based I/O Card Utility[Yer 3.0.0.214]					
Please select one of the	e device to show	the detai.	l information.		
S Ven ID Dev ID Su	bVen SubDev	AUX E	oardName(Versoin)		
0xE159 0x0001 0x	CA80 0x0000	0x40 PIS	0-730 v2	Othe	
List Setting	P	ort I/O Tool			
Function 0:Function			Address Value(HEX)		
Show Unknow Device			Write		
- Detail Information			Jidth	Read	
Board Name PISO-730 v2		8 16 32			
System(OS) Vin XP Service Pack 3(x86) Memory I/O Tool					
-Bus Information	-Locating/Resou	irce –	Address Value(HEX)		
BAR 0 0x0000EC00	Bus#: 0x04			Vrite	
BAR 1 0xFDCFF000	Device#: 0x00		Jidth	Read	
BAR 2 N/A	Address : 0xEC00		8 16 32		
BAR 3 N/A	IRQ#: 19	D:	river Switch Tool-		
BAR 4 N/A	Class#: 0x02	0x80	UniDAQ Driver/SDK		
			Classic Driver/SD	К	
Savelog	EXIT		Change Driver		
<u>o</u> ave Log					

#### For DOS

The PIO\_PISO.EXE for DOS is contained in:

```
      CD:\NAPDOS\PCI\Utility\DOS\

      Image: http://ftp.icpdas.com/pub/cd/iocard/pci/napdos/pci/utility/dos/
```

The PIO\_PISO program source is given as follows:

```
. */
/* Find all PIO PISO series cards in this PC system */
/* step 1 : plug all PIO_PISO cards into PC
                                             */
/* step 2 : run PIO_PISO.EXE
/* -----
#include "PIO.H"
WORD wBase, wIrg;
WORD wBase2,wlrq2;
int main()
{
int i,j,j1,j2,j3,j4,k,jj,dd,j11,j22,j33,j44;
WORD wBoards, wRetVal;
WORD wSubVendor, wSubDevice, wSubAux, wSlotBus, wSlotDevice;
char c;
float ok,err;
clrscr();
wRetVal=PIO_DriverInit(&wBoards,0xff,0xff,0xff); /*for PIO-PISO */
printf("\nThrer are %d PIO_PISO Cards in this PC",wBoards);
if (wBoards==0) exit(0);
printf("\n-----");
for(i=0; i<wBoards; i++)</pre>
   Ł
   PIO_GetConfigAddressSpace(i,&wBase,&wIrq,&wSubVendor,
                 &wSubDevice,&wSubAux,&wSlotBus,&wSlotDevice);
   printf("\nCard %d:wBase=%x,wIrg=%x,subID=[%x,%x,%x],
                 SlotID=[%x,%x]",i,wBase,wIrq,wSubVendor,wSubDevice,
                 wSubAux,wSlotBus,wSlotDevice);
   printf(" --> ");
   ShowPioPiso(wSubVendor,wSubDevice,wSubAux);
   }
PIO DriverClose();
}
```

User Manual, Ver. 4.0, Aug. 2015, PMH-0004-40 Page: 50

# 6.2 The Assignment of I/O Address

The Plug&Play BIOS will assign the proper I/O address to a PIO/PISO series card. If there is only one PIO/PISO board, the user can identify the board as card\_0. If there are two PIO/PISO boards in the system, it is very difficult to identify which board is card\_0. The software driver can support a maximum of 16 boards. Therefore, the user can install 16 PIO/PSIO series cards onto one PC system. The methods used to find and identify card\_0 and card\_1 is demonstrated below.

The simplest way to identify which card is card\_0 is to use wSlotBus and wSlotDevice in the following manner:

- Step 1: Remove all PISO-730 series boards from the PC.
- Step 2: Install one PISO-730 series into the PC's PCI\_slot1, run PIO\_PISO.EXE.

Then record the wSlotBus1 and wSlotDevice1 information.

- Step 3: Remove all PISO-730 series boards from the PC.
- Step 4: Install one PISO-730 series into the PC's PCI\_slot2 and run PIO\_PISO.EXE.

Then record the wSlotBus2 and wSlotDevice2 information.

Step 5: Repeat Steps(3) and (4) for every PCI\_slot and record all information from wSlotBus and wSlotDevice.

The records may look similar to the table follows:

PC's PCI Slot	WslotBus	WslotDevice
Slot_1	0	0x07
Slot_2	0	0x08
Slot_3	0	0x09
Slot_4	0	0x0A
PCI-BRIDGE		
Slot_5	1	0x0A
Slot_6	1	0x08
Slot_7	1	0x09
Slot_8	1	0x07

The above procedure will record all the wSlotBus and wSlotDevice information on a PC. These values will be mapped to this PC's physical slot and this mapping will not be changed for any PIO/PISO cards. Therefore, this information can be used to identify the specified PIO/PISO card by following steps:

- **Step1:** Using the wSlotBus and wSlotDevice information from Table 6-3.
- **Step2:** Enter the board number into PIO\_GetConfigAddressSpace(...) function to get the information for a specific card, especially the wSlotBus and wSlotDevice details.
- **Step3:** Identify the specific PIO/PISO card by comparing the data of the wSlotBus and wSlotDevice from Step1 and Step2.

Note that normally the card installed in slot 0 is card0 and the card installed in slot1 is card1 for PIO/PISO series cards.

# 6.3 The I/O Address Map

The I/O address for PISO-730 series cards are automatically assigned by the main board ROM BIOS. The I/O address can also be re-assigned by the user. It is strongly recommended that users do not change the I/O address. The Plug&Play BIOS will effectively perform the assignment of proper I/O addresses to each PISO-730 series cards. The I/O address for the PISO-730 series cards are given in the table below, all of which are based on the base address of each card.

Address	Read	Write	
wBase+0x0	RESET\ Control Register	RESET\ Control Register	
wBase+0x2	AUX Control Register AUX Control Register		
wBase+0x3	AUX Data Register	AUX Data Register	
wBase+0x5	INT Mask Control Register	INT Mask Control Register	
wBase+0x7	AUX Pin Status Register	AUX Pin Status Register	
wBase+0x2a	INT Polarity Control Register	INT Polarity Control Register	
wBase+0xc0	IDI0 ~ IDI7	IDO0 ~ IDO7	
wBase+0xc4	IDI8 ~ IDI15	ID08 ~ ID015	
wBase+0xc8	DI0 ~ DI7	DO0 ~ DO7	
vBase+0xcc DI8 ~ DI15		DO8 ~ DO15	
wBase+0xd0	Read IDO 0 ~ IDO7 Readback	-	
wBase+0xd4	Read IDO 8 ~ IDO15 Readback	-	
wBase+0xd8	Read DO 0 ~ DO7 Readback	-	
wBase+0xdc	Read DO 8 ~ DO15 Readback	-	
wBase+0xf0	Read Card ID	-	
wBase+0xfc	Read version number	-	

#### Table 6-3: Refer to <u>Sec. 6.1</u> for more information about wBase.

Note:

The DO Readback, Card ID and version number functions for the PEX-730/PISO-730U only.

# 6.3.1 RESET\ Control Register

(Read/Write): wBase+0x0

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Reserved	RESET\						

When the PC is first powered-up, the RESET\ signal is in Low state. This disables all D/I/O operations. Please set the RESET\ signal to High state before issuing any D/I/O command.

outportb(wBase,1);	/* RESET $=$ High	$\rightarrow$ all D/I/O are enable now */
outportb(wBase,0);	/* RESET $=$ Low	ightarrow all D/I/O are disable now */

### 6.3.2 AUX Control Register

(Read/Write): wBase+0x2

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Aux7	Aux6	Aux5	Aux4	Aux3	Aux2	Aux1	Aux0

Aux?=0 $\rightarrow$  this Aux is used as a D/I Aux?=1 $\rightarrow$  this Aux is used as a D/O

When the PC is first powered-on, all Aux? signals are in Low-state. All Aux? are designed as D/I for all PIO/PISO series. Please set all Aux? in D/I state.

### 6.3.3 AUX Data Register

(Read/Write): wBase+0x3

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Aux7	Aux6	Aux5	Aux4	Aux3	Aux2	Aux1	Aux0

When the Aux? is used as a D/O, this register controls the output state. This register has been designed for future extensions, so please don try to control this register now.

### 6.3.4 INT Mask Control Register

#### (Read/Write): wBase+0x5

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
0	0	0	0	0	0	EN1	EN2

 $ENO/1=0 \rightarrow Disables INT_CHAN_0/1$  as a interrupt signal (default)  $ENO/1=1 \rightarrow Enables INT_CHAN_0/1$  as a interrupt signal

For example:	
outportb(wBase+5,0);	// disable all interrupts
outportb(wBase+5,1);	<pre>// enable interrupt of INT_CHAN_0</pre>
outportb(wBase+5,2);	<pre>// enable interrupt of INT_CHAN_1</pre>
outportb(wBase+5,3);	<pre>// enable all two channels of interrupt</pre>

Refer to the following demo program for more information:

<u>Sec. 7.2.3 DEMO3.C</u>	$ ightarrow$ For INT_CHAN_0 only (initial high state)

<u>Sec. 7.2.4 DEMO4.C</u>  $\rightarrow$  For INT\_CHAN\_0 only (initial low state)

<u>Sec. 7.2.5 DEMO5.C</u>

→ For multi-channel interrupts sources

### 6.3.5 AUX Status Register

(Read/Write): wBase+0x7

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Aux7	Aux6	Aux5	Aux4	Aux3	Aux2	Aux1	Aux0

Aux0=INT\_CHAN\_0, Aux1=INT\_CHAN\_1, Aux7~4=Aux-ID. Refer to <u>Sec. 6.1</u> for more information. The Aux0~1 are used as interrupt sources. The interrupt service routine has to read this register for interrupt source identification. Refer to <u>Sec. 2.3</u> for more information.

# 6.3.6 Interrupt Polarity Control Register

(Read/Write): wBase+0x2a
--------------------------

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	0	0	0	-	-	INV1	INV0

INV0/1=0 $\rightarrow$  Selects the inverted signal from INT\_CHAN\_0/1

INV0/1=1 $\rightarrow$  Selects the non-inverted signal from INT\_CHAN\_0/1

For example:		
outportb(wBase+0x2a,0);	/* select the inverted input from all 2 channels	*/
outportb(wBase+0x2a,3);	/* select the non-inverted input from all 2 channe	ls */
outportb(wBase+0x2a,2);	/* select the inverted input of INT_CHAN_0	*/
	/* select the non-inverted input of INT_CHAN_1	*/

Refer to <u>Sec. 2.3</u> for more information. Refer to <u>Sec. 7.2.5 DEMO5.C</u> for more information.

# 6.3.7 I/O Data Register

(Read/Write): wBase+0xc0

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
IDI7	IDI6	IDI5	IDI4	IDI3	IDI2	IDI1	IDI0

(Read/Write): wBase+0xc4

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
IDI15	IDI14	IDI13	IDI12	IDI11	IDI10	IDI9	IDI8

#### (Read/Write): wBase+0xc8

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
DI7	DI6	DI5	DI4	DI3	DI2	DI1	DIO

(Read/Write): wBase+0xcc

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
DI15	DI14	DI13	DI12	DI11	DI10	DI9	DI8

For example:outportb(wBase+0xc0,0xff);/\* Writes 0xff to ID00~ID07 \*/DiValue=inportb(wBase+0xc0);/\* Reads states from ID10~ID17 \*/outportb(wBase+0xc8,0x55);/\* Writes 0x55 to D00~D07 \*/DiValue=inportb(wBase+0xcc);/\* Reads states from D18~D115 \*/

## 6.3.8 D/O Readback Register

(Read): wBase+0xd0

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ID07	IDO6	IDO5	IDO4	IDO3	IDO2	ID01	IDO0

(Read): wBase+0xd4

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
ID015	IDO14	IDO13	IDO12	ID011	IDO10	IDO9	IDO8

(Read): wBase+0xd8

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
DO7	DO6	DO5	DO4	DO3	DO2	D01	DO0

(Read): wBase+0xdc

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
DO15	DO14	DO13	DO12	D011	DO10	DO9	DO8

For example: DiValue=inportb(wBase+0xd0); DiValue=inportb(wBase+0xd4); DiValue=inportb(wBase+0xd8);

DiValue=inportb(wBase+0xdc);

- /\* Reads states from IDO0~IDO7 \*/
- /\* Reads states from IDO8~IDO15 \*/
  - /\* Reads states from DO0~DO7 \*/
  - /\* Reads states from DO8~DO15 \*/

Note: The DO Readback function is only supported by the PISO-730U and PEX-730.

## 6.3.9 Card ID Register

(Read): wBase+0xf0

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
-	-	-	-	ID3	ID2	ID1	ID0

For example:

wCardID = 0x0F & inportb(wBase+0xf0); /\* read Card ID \*/

Note: The Card ID function is only supported by the PISO-730U and PEX-730.

### 6.3.10 Ver No Register

(Read): wBase+0xfc

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Ver7	Ver6	Ver5	Ver4	Ver3	Ver2	Ver1	Ver0

For example:

Note: The version number function is only supported by the PISO-730U and PEX-730.

# 7. Demo Programs

# 7.1 Demo Program for Windows

All demo programs will not work properly if the DLL driver has not been installed correctly. During the DLL driver installation process, the install-shields will register the correct kernel driver to the operation system and copy the DLL driver and demo programs to the correct position based on the driver software package you have selected (Win98/Me/NT/2K and 32-/64-bit Windows XP/2003/Vista/7/8). Once driver installation is complete, the related demo programs and development library and declaration header files for different development environments will be presented as follows.

#### Demo Program for PISO-DIO Series Classic Driver

The demo program is contained in:

CD:\NAPDOS\PCI\PISO-DIO\DLL\_OCX\Demo\

http://ftp.icpdas.com/pub/cd/iocard/pci/napdos/pci/piso-dio/dll\_ocx/demo/

<ul> <li>BCB4 → for Borland C<sup>++</sup> Builder 4</li> <li>PISODIO.H → Header files</li> <li>PISODIO.LIB → Linkage library for BCB only</li> </ul>	<ul> <li>Delphi4 → for Delphi 4</li> <li>PISODIO.PAS → Declaration files</li> </ul>
<ul> <li>♦ VC6 → for Visual C<sup>++</sup> 6</li> <li>PISODIO.H → Header files</li> <li>PISODIO.LIB → Linkage library for VC only</li> </ul>	<ul> <li>◆ VB6 → for Visual Basic 6</li> <li>PISODIO.BAS → Declaration files</li> </ul>
<ul> <li>◆ VB.VB6 → for Visual Basic 6</li> <li>PISODIO.vb → Visual Basic Source files</li> </ul>	<ul> <li>◆ CSharp2005 → for C#.NET2005</li> <li>PISODIO.cs → Visual C# Source files</li> <li>VC6 → for Visual C<sup>++</sup> 6</li> </ul>

For detailed information about the DLL function of the PISO-730 series card, please refer to PISO-DIO DLL Software Manual (CD:\NAPDOS\PCI\PISO-DIO\Manual\)

#### Demo Program for UniDAQ SDK Driver

#### The demo program is contained in:

CD:\NAPDOS\PCI\UniDAQ\DLL\Demo\

http://ftp.icpdas.com/pub/cd/iocard/pci/napdos/pci/unidaq/dll/demo/

<ul> <li>◆ BCB6 → for Borland C<sup>++</sup> Builder 6</li> <li>UniDAQ.H → Header files</li> <li>UniDAQ.LIB → Linkage library for BCB only</li> </ul>	<ul> <li>Delphi6 → for Delphi 6</li> <li>UniDAQ.PAS → Declaration files</li> </ul>
<ul> <li>◆ VB6 → for Visual Basic 6</li> <li>UniDAQ.BAS → Declaration files</li> </ul>	<ul> <li>◆ CSharp2005 → for C#.NET2005</li> <li>UniDAQ.cs → Visual C# Source files</li> </ul>
<ul> <li>♦ VC6 → for Visual C<sup>++</sup> 6</li> <li>UniDAQ.H → Header files</li> <li>UniDAQ.LIB → Linkage library for VC only</li> </ul>	<ul> <li>◆ VB.NET2005 → for VB.NET2005</li> <li>UniDAQ.vb → Visual Basic Source files</li> </ul>
<ul> <li>♦ VC.NET2005 → for VC.NET2005 (32-bit)</li> <li>UniDAQ.H → Header files</li> <li>UniDAQ.LIB → Linkage library for VC only</li> </ul>	<ul> <li>♦ VC.NET2005 → for VC.NET2005 (64-bit)</li> <li>UniDAQ.H → Header files</li> <li>UniDAQ.LIB → Linkage library for VC only</li> </ul>

For detailed information about the DLL function and demo program of the UniDAQ, please refer to UniDAQ DLL Software Manual (CD:\NAPDOS\PCI\UniDAQ\Manual\)

#### **Demo Program for DOS** 7.2

#### The demo program is contained in:



For PISO-730A(-5V): CD:\NAPDOS\PCI\PISO-DIO\DOS\730a\



For PEX-730, PISO-730U and PISO-730(-5V): http://ftp.icpdas.com/pub/cd/iocard/pci/napdos/pci/piso-dio/dos/730/

For PISO-730A(-5V): http://ftp.icpdas.com/pub/cd/iocard/pci/napdos/pci/piso-dio/dos/730a/

- Ð.  $TC^*.^* \rightarrow$  for Turbo C 2.xx or above
- $\oplus$  \MSC\\*.\*  $\rightarrow$  for MSC 5.xx or above
- $\oplus$  $BC^*.^* \rightarrow for BC 3.xx or above$
- Ð \TC\LIB\\*.\*  $\rightarrow$  for TC Library
- Ð  $TCDEMO^*.* \rightarrow for TC demo program$
- Ð \TC\DIAG\\*.\*  $\rightarrow$  for TC diagnostic program
- Ð \TC\LIB\Large\\*.\*

<del>\</del>

Ð

- $\rightarrow$  TC Large Model Library
- → TC Huge Model Library File
- \TC\LIB\Huge\\*.\* <del>\</del> \TC\LIB\Large\PIO.H
- → TC Declaration File
- ÷ \TC\LIB\Large\TCPIO\_L.LIB
- $\rightarrow$  TC Large Model Library File
- \TC\LIB\Huge\PIO.H → TC Declaration File
- Ð
  - $TCLIBHugeTCPIO_H.LIB \rightarrow TC Huge Model Library File$

- ÷ \MSC\LIB\Large\PIO.H
- Ð \MSC\LIB\Large\MSCPIO\_L.LIB
- Ð \MSC\LIB\Huge\PIO.H
- \MSC\LIB\Huge\MSCPIO\_H.LIB
- $\rightarrow$  MSC Declaration File
- $\rightarrow$  MSC Large Model Library File

- $\rightarrow$  MSC Declaration File
- → MSC Huge Model Library File
- Ð \BC\LIB\Large\PIO.H

Ð

- $\rightarrow$  BC Declaration File
- Ð \BC\LIB\Large\BCPIO\_L.LIB \BC\LIB\Huge\PIO.H
- → BC Large Model Library File
- $\rightarrow$  BC Declaration File
- ÷ \BC\LIB\Huge\BCPIO\_H.LIB
- $\rightarrow$  BC Huge Model Library File
- For detailed information about the DLL function of the DOS, please refer to PISO-DIO DLL Software Manual (CD:\NAPDOS\PCI\PISO-DIO\Manual\)

# 7.2.1 Demo1: DO Demo

/*	*/
/* DEMO1.C: D/O demo	*/
/* step 1: connect CON3 to DB-16R	*/
/* step 2: run DEMO1.EXE	*/
/*	- */
#include "PIO.H"	
void piso_730_do(long lDoValue);	
void piso_730_ido(long IDoValue);	
WORD wBase,wIrq;	
int main()	
{	
int i,j,k1,k2,l1,l2,jj,dd,j1,i1,j2,i2;	
WORD wBoards,wRetVal,t1,t2,t3,t4,t5;	
WORD wSubVendor,wSubDevice,wSubAux,wSlotBus,wSlotDevice;	
long lOutPad1,lOutPad2;	
char c;	
clrscr();	
/* step 1: find address-mapping of PIO/PISO cards */	
wRetVal=PIO_DriverInit(&wBoards,0x80,0x08,0x40); /* for PEX-730/PISO-730U/PISO-7	730(-5V) */
,0x80); /* for PISO-730A(-5V) */	
printf("\nThere are %d PISO-730/730A Cards in this PC",wBoards);	
if (wBoards==0) exit(0);	
printf("\n");	
for(i=0; i <wboards; i++)<="" td=""><td></td></wboards;>	
{	
PIO_GetConfigAddressSpace(i,&wBase,&wIrq,&wSubVendor,&wSubDevice,	
&wSubAux,&wSlotBus,&wSlotDevice);	
printf("\nCard_%d: wBase=%x,wIrq=%x,subID=[%x,%x,%x],SlotID=	
[%x,%x]",i,wBase,wIrq,wSubVendor,wSubDevice,wSubAux,	
wSlotBus,wSlotDevice);	
printt(">");	
SnowPioPiso(wSubVendor,wSubDevice,wSubAux);	
}	

PISO-730 Series Card 32-ch Isolated DIO and 32-ch TTL DIO

```
PIO_GetConfigAddressSpace(0,&wBase,&wIrq,&t1,&t2,&t3,&t4,&t5);
/* step 2: enable all D/I/O port
                                                                    */
outportb(wBase,1);
                                                      /* enable D/I/O */
printf("n^{)};
IOutPad1=1;
IOutPad2=0x8000;
for(;;)
   {
   gotoxy(1,6);
   piso_730_do(IOutPad1);
   printf("\nOutput DO[0..15] = [%4lx]",IOutPad1);
   piso_730_ido(IOutPad2);
   printf("\nOutput IDO[0..15] = [%4lx]",IOutPad2);
   delay(12000);
   IOutPad1=((IOutPad1<<1)&0xffff);</pre>
   IOutPad2=((IOutPad2>>1)&0xffff);
   if (IOutPad1==0) {IOutPad1=1;IOutPad2=0x8000;}
   if (kbhit()!=0) break;
   }
PIO_DriverClose();
}
/* -----
                               */
void piso_730_do(long IDoValue)
{
outportb(wBase+0xc8,(IDoValue&0xff));
outportb(wBase+0xcc,((IDoValue>>8)&0xff));
}
/* ----
                                   .....*/
void piso_730_ido(long IDoValue)
{
outportb(wBase+0xc0,(IDoValue&0xff));
outportb(wBase+0xc4,((IDoValue>>8)&0xff));
}
```

User Manual, Ver. 4.0, Aug. 2015, PMH-0004-40 Page: 65

## 7.2.2 Demo2: DIO Demo

```
/* ----
                                                                                     */
                                                                                     */
/* DEMO2.C: D/I/O demo
                                                                                     */
/* step 1: connect DO[0..15] to DI[0..15],
/*
                 IDO[0..15] to IDI[0..15]
/* step 2: run DEMO2.EXE
/* ----
#include "PIO.H"
long piso 730 di(void);
long piso 730 idi(void);
WORD wBase,wIrq;
int main()
{
int i,j,k,k1,k2,l1,l2,jj,dd,j1,i1,j2,i2;
WORD wBoards, wRetVal, t1, t2, t3, t4, t5;
WORD wSubVendor,wSubDevice,wSubAux,wSlotBus,wSlotDevice;
long lOutPad1,lOutPad2,lInPad1,lInPad2;
char c;
clrscr();
                                                                         */
/* step 1: find address-mapping of PIO/PISO cards
           .
/* step 2: enable all D/I/O port
                                                                          */
outportb(wBase,1);
                         /* enable D/I/O */
IOutPad1=0x0001;
IOutPad2=0x8000;
for(;;)
   {gotoxy(1,8);
   piso_730_do(lOutPad1);
   IInPad1=piso_730_di();
   piso_730_ido(IOutPad2);
   delay(10000);
   IInPad2=piso_730_idi();
   printf("\n DO[0..15]=[%4lx], DI[0..15]=[%4lx]",IOutPad1,IInPad1);
   printf("\nIDO=[%4lx],!IDI=[%4lx]",IOutPad2,(~IInPad2&0xffff));
   IOutPad1=(IOutPad1<<1)&0xffff;</pre>
   IOutPad2=(IOutPad2>>1)&0xffff;
   if (IOutPad1==0) IOutPad1=1;
   if (IOutPad2==0) IOutPad2=0x8000;
   if (kbhit()!=0) break;
   }
PIO_DriverClose();
}
```

/\* ------ \*/ long piso\_730\_di(void) { long IDiValue; IDiValue=(inportb(wBase+0xcc)<<8);</pre> IDiValue=(IDiValue|(inportb(wBase+0xc8)))&0xffff; return(IDiValue); } /\* ------ \*/ long piso\_730\_idi(void) { long IDiValue; IDiValue=(inportb(wBase+0xc4)<<8);</pre> IDiValue=(IDiValue|(inportb(wBase+0xc0)))&0xffff; return(IDiValue); }

## 7.2.3 Demo3: Interrupt (DI0 initial high)

```
/* _____
                                                                      - */
/* DEMO3.C: interrupt (DI0 initial high)
                                                                       */
/* step 1: DI0 to function generator
/* step 2: run DEMO3.EXE
/* -----
#include "PIO.H"
#define A1_8259 0x20
#define A2_8259 0xA0
#define EOI
              0x20
WORD init_high();
void interrupt (*oldfunc) ();
static void interrupt irq service();
int COUNT_L,COUNT_H,irqmask,now_int_state;
void piso_730_do(long lDoValue);
long piso_730_di(void);
void piso_730_ido(long IDoValue);
long piso_730_idi(void);
WORD wBase, wIrq;
int main()
Ł
int i,j,k,k1,k2,l1,l2,jj,dd,j1,i1,j2,i2;
WORD wBoards, wRetVal, t1, t2, t3, t4, t5;
WORD wSubVendor, wSubDevice, wSubAux, wSlotBus, wSlotDevice;
char c;
clrscr();
/* step 1: find address-mapping of PIO/PISO cards
                                                                   */
                      .
/* step 2: enable all D/I/O port
                                                  */
outportb(wBase,1); /* enable D/I/O */
init_high();
printf("\n\n***** show the count of Low_pulse *****\n");
for(;;)
   {
   gotoxy(1,8);
   printf("\nCOUNT_L=[%5d]",COUNT_L);
   if (kbhit()!=0) break;
    }
disable();
```

```
outportb(wBase+5,0);
                        /* disable all interrupt */
if (wlrq<8)
   {
   setvect(wIrq+8,oldfunc);
   }
else
   {
   setvect(wIrq-8+0x70,oldfunc);
   }
PIO_DriverClose();
}
/* --
                     ----- */
WORD init_high()
{
DWORD dwVal;
disable();
outportb(wBase+5,0); /* disable all interrupt */
if (wlrq<8)
   {
   oldfunc=getvect(wIrq+8);
   irqmask=inportb(A1_8259+1);
   outportb(A1_8259+1, irqmask & (0xff ^ (1 << wirq)));
   setvect(wIrq+8, irq_service);
   }
else
   {
   oldfunc=getvect(wlrq-8+0x70);
   irqmask=inportb(A1_8259+1);
   outportb(A1 8259+1, irgmask & 0xfb); /* IRQ2 */
   irqmask=inportb(A2_8259+1);
   outportb(A2_8259+1, irqmask & (0xff ^ (1 << (wIrq-8))));
   setvect(wlrq-8+0x70, irq_service);
   }
                         /* invert DI0
                                                    */
outportb(wBase+0x2a,0);
now_int_state=0x1;/* now DIO is high */outportb(wBase+5,0x1);/* enable DIO interrupt
                                                           */
enable();
}
```

## 7.2.4 Demo4: Interrupt (DI0 initial low)

```
/* -----
                                                                             */
/* DEMO4.C: Interrupt (DI0 initial low)
                                                                             */
                                                                            */
/* step 1: DI0 to function generator
/* step 2: run DEMO4.EXE
/* _____
#include "PIO.H"
#define A1_8259 0x20
#define A2 8259 0xA0
#define EOI 0x20
WORD init low();
void interrupt (*oldfunc) ();
static void interrupt irq_service();
int COUNT_L,COUNT_H, irqmask, now_int_state;
void piso_730_do(long IDoValue);
long piso_730_di(void);
void piso_730_ido(long IDoValue);
long piso_730_idi(void);
WORD wBase,wlrq;
int main()
{
int i,j,k,k1,k2,l1,l2,jj,dd,j1,i1,j2,i2;
WORD wBoards, wRetVal, t1, t2, t3, t4, t5;
WORD wSubVendor, wSubDevice, wSubAux, wSlotBus, wSlotDevice;
char c;
clrscr();
                                                                   */
/* step 1: find address-mapping of PIO/PISO cards
            .
/* step 2: enable all D/I/O port */
outportb(wBase,1); /* enable D/I/O */
init_Low();
printf("\n\n***** show the count of High_pulse *****\n");
for(;;)
   {
   gotoxy(1,8);
   printf("\nCOUNT_H=[%5d]",COUNT_H);
   if (kbhit()!=0) break;
   }
disable();
```

```
outportb(wBase+5,0); /* disable all interrupt */
if (wlrq<8)
  {
   setvect(wlrq+8,oldfunc);
   }
else
   {
   setvect(wIrq-8+0x70,oldfunc);
  }
PIO DriverClose();
}
/* ----- */
WORD init_low()
{
DWORD dwVal;
disable();
outportb(wBase+5,0); /* disable all interrupt */
if (wlrq<8)
   {
   oldfunc=getvect(wlrq+8);
   irqmask=inportb(A1_8259+1);
   outportb(A1_8259+1, irqmask & (0xff ^ (1 << wIrq)));
   setvect(wlrq+8, irq_service);
   }
else
   {
   oldfunc=getvect(wlrq-8+0x70);
   irqmask=inportb(A1_8259+1);
   outportb(A1_8259+1,irqmask & 0xfb); /* IRQ2 */
   irqmask=inportb(A2 8259+1);
   outportb(A2_8259+1, irqmask & (0xff ^ (1 << (wIrq-8))));
   setvect(wIrq-8+0x70, irq_service);
   }
outportb(wBase+0x2a,1);/* non-invert DIOnow_int_state=0x0;/* now DIO is lowoutportb(wBase+5,0x1);/* enable DIO interrupt
                                                                  */
                                                                   */
                                                                 */
enable();
}
/* _____ */
```

```
void interrupt irq_service()
{
if (now_int_state==1)
                                /* now DIO change to low
                                                                    */
                                                                         */
                                     /* INT_CHAN_0 = !DI0
   COUNT_L++;
                                      /* find a low pulse (DI0)
                                                                      */
   if ((inportb(wBase+7)&1)==0) /* DIO still fixed in low
                                                               */
                                     /* need to generate a high pulse */
      {
                                   /* INV0 select noninverted input */
       outportb(wBase+0x2a,1);
      now_int_state=0;
                                   /* now DI0=low
                                                                        */
      }
                                  /* now DI0=High
   else now_int_state=1;
                                                                       */
   }
else
                                     /* now DIO change to high
                                                                       */
                                     /* INT_CHAN_0 = DI0
   {
                                                                          */
   COUNT_H++;
                                      /* find a high pulse (DIO)
   if ((inportb(wBase+7)&1)==1) /* DIO still fixed in high
                                                              */
                                    /* need to generate a high pulse */
       {
                                  /* INV0 select inverted input */
       outportb(wBase+0x2a,0);
                                                                        */
                                  /* now DI0=high
      now_int_state=1;
      }
                                 /* now DI0=low
                                                                       */
   else now_int_state=0;
   }
if (wlrq>=8) outportb(A2_8259,0x20);
outportb(A1_8259,0x20);
}
```
### 7.2.5 Demo5: Interrupt (Multi interrupt source)

```
/* -----
/* DEMO5.C: Interrupt (Multi interrupt source)
                                                                       */
/* DIO : initial low , DI1 : initial high
                                                                       */
/*
/* step 1: connect DIO & DI1 to function generator
/* step 2: run DEMO5.EXE
/* -----
#include "PIO.H"
#define A1_8259 0x20
#define A2 8259 0xA0
#define EOI 0x20
WORD init();
void interrupt (*oldfunc) ();
static void interrupt irq service();
int irqmask,now_int_state,new_int_state,invert,int_c,int_num;
int CNT_L1,CNT_L2,CNT_H1,CNT_H2;
WORD wBase, wlrq;
int main()
{
int i,j,k;
WORD wBoards, wRetVal, t1, t2, t3, t4, t5;
WORD wSubVendor,wSubDevice,wSubAux,wSlotBus,wSlotDevice;
char c;
clrscr();
/* step 1: find address-mapping of PIO/PISO cards */
           .
/* step 2: enable all D/I/O port */
outportb(wBase,1); /* enable D/I/O */
init();
printf("\n\n***** show the count of High_pulse *****\n");
for(;;)
  {
   gotoxy(1,8);
   printf("\nCNT_L1,CNT_L2=[%5d,%5d]",CNT_L1,CNT_L2);
   printf("\nCNT_H1,CNT_H2=[%5d,%5d]",CNT_H1,CNT_H2);
   if (kbhit()!=0) break;
   }
```

```
disable();
                         /* disable all interrupt */
outportb(wBase+5,0);
if (wlrq<8)
  {
   setvect(wlrq+8,oldfunc);
  }
else
   ł
   setvect(wIrq-8+0x70,oldfunc);
  }
PIO_DriverClose();
}
/* _____ */
WORD init()
DWORD dwVal;
disable();
                   /* disable all interrupt */
outportb(wBase+5,0);
if (wIrq<8)
   {
   oldfunc=getvect(wIrq+8);
   irqmask=inportb(A1_8259+1);
   outportb(A1_8259+1, irqmask & (0xff ^ (1 << wIrq)));
   setvect(wlrq+8, irq_service);
   }
else
   {
   oldfunc=getvect(wIrq-8+0x70);
   irqmask=inportb(A1_8259+1);
                                          /* IRQ2 */
   outportb(A1_8259+1, irqmask & 0xfb);
   irqmask=inportb(A2_8259+1);
   outportb(A2_8259+1, irqmask & (0xff ^ (1 << (wIrq-8))));
   setvect(wlrq-8+0x70, irq_service);
  }
invert=0x1;
outportb(wBase+0x2a,invert); /* non-invert DIO
                                                           */
                                   /* invert DI1
now_int_state=0x2;
now_int_state=0x2; /* now DIO is low
/* now DI1 is high
outportb(wBase+5,0x3); /* enable all interrupt */
                                                              */
enable();
}
/* ------ */
```

```
void interrupt irq_service()
{
int_num++;
new_int_state=inportb(wBase+7)&0x3;
int_c=new_int_state^now_int_state;
if ((int_c&0x1)!=0)
                                /* now INT_CHAN_0 change to high */
   {
   if ((new_int_state&0x01)!=0)
      {
      CNT_H1++;
      }
                                /* now INT_CHAN_0 change to low */
   else
             CNT_L1++;
                           }
      {
                                                                  */
   invert=invert^1;
                                 /* generate a high pulse
   }
if ((int_c&0x2)!=0)
                                /* now INT_CHAN_1 change to high */
   {
   if ((new_int_state&0x02)!=0)
      {
              CNT_H2++;
                            }
   else
                                    /* now INT_CHAN_1 change to low */
              CNT_L2++;
                              }
      {
                                  /* generate a high pulse
                                                                  */
   invert=invert^2;
   }
now_int_state=new_int_state;
outportb(wBase+0x2a,invert);
if (wIrq>=8) outportb(A2_8259,0x20);
outportb(A1_8259,0x20);
}
```

# **Appendix: Daughter Board**

### A1. DB-16P Isolated Input Board

The DB-16P is a 16-channel isolated digital input daughter board. The optically isolated inputs of the DB-16P are consisted of are bi-directional optocoupler with resistor for current sensing. You can use

the DB-16P to sense DC signal from TTL levels up to 24 V or use the DB-16P to sense a wide range of AC signals. You can use this board to isolate the computer from large common-mode voltage, ground loops and transient voltage spike that often occur in industrial environments.







## A2. DB-16R Relay Board

The DB-16R is a 16-channel relay output board consisting of 16 Form C relays that enable efficient switching of a load using programmable control. It is both a connector and functionally is compatible with 785 series boards, but with an industrial type terminal block. The relay is powered by applying a 5 V signal to the appropriate relay



channel on the 20-pin flat connector. There are 16 LEDs for each relay, which illuminated when their associated relay is activated. This board includes a screw terminal that can be used to connect an external power supply in order to prevent overloading your PC's power supply.

The application example for the DB-16R in the PISO-730 is illustrated in below figure.



#### Note:

Channel: 16 Form C Relay Relay: Switching up to 0.5 A at 110 VAC/ 1 A at 24 VDC

### A3. DB-24PR, DB-24POR and DB-24C

The DB-24PR, 24-channel power relay output board, consists of 8 form-C and 16 form-A electromechanical relays for efficiently controlling



the switch with the use of an appropriately loaded program. The contact of each relay can allow 5 A current load at 250  $V_{Ac}/30 V_{Dc}$ . The relay is energized by applying a 5 voltage signal to the associate relay channel on the 20-pin flat-cable connector (just used 16 relays) or 50-pin flat-cable connector (OPTO-22 compatible, for DIO-24 series). 24 enunciator LEDs for indicating the status of for each relay and the corresponding LED light will go on when their associated relay has been activated. To avoid overloading your PC's power supply, this board needs a +12  $V_{DC}$  or +24 $V_{DC}$  external power supply, as shown in below figure.



DB-24PR	24 * Power Relay, 5A/250 V			
DB-24POR	24 * PhotoMOS Relay, 0.1 A/350 V <sub>AC</sub>			
DB-24C	24 Open Collector, 100 mA per channel, 30 V max.			

#### Notes:

1. 50-Pin connector (OPTO-22 compatible) for DIO-24/48/144, PIO-DIO series.

- 2. Channel: 16 Form A Relay, 8 Form C Relay.
- 3. Relay: switching up to 5 A at 110  $V_{AC}$ /5 A at 30  $V_{DC}$ .

## A4. Daughter Board comparison Table

	20-pin flat-cable	50-pin flat-cable	DB-37
	header	header	header
DB-37	No	No	Yes
DN-37	No	No	Yes
ADP-37/PCI	No	Yes	Yes
ADP-50/PCI	No	Yes	No
DB-24P	No	Yes	No
DB-24PD	No	Yes	Yes
DB-16P8R	No	Yes	Yes
DB-24R	No	Yes	No
DB-24RD	No	Yes	Yes
DB-24C	Yes	Yes	Yes
DB-24PR	Yes	Yes	No
Db-24PRD	No	Yes	Yes
DB-24POR	Yes	Yes	Yes
DB-24SSR	No	Yes	Yes

### Note:

The PISO-730 series cards has two 20-pin flat-cable headers and one 37 pin D-type Connector.