


# FPGA35S6045HR FPGA35S6100HR

FPGA Module

## User's Manual

BDM-610010045 Rev. D





#### RTD Embedded Technologies, Inc.

103 Innovation Boulevard State College, PA 16803 USA Telephone: 814-234-8087 Fax: 814-234-5218

www.rtd.com

sales@rtd.com techsupport@rtd.com









## **Revision History**

Rev A	Initial Release

Rev B Corrected pin names in Table 5 on page 13. Corrected FPGA Bank designations in CN4 & CN9: Digital I/O Connector on page 14.

Added IDAN connector section.

Rev C Change IDAN JTAG signals from P2 to P3 in Table 13 on page 18.

Rev D Updated pictures. Changed JP7 to three-pin. Added User ID jumpers. Added embedded programmer, configuration flash, PCI

vendor and device ID.

Advanced Analog I/O, Advanced Digital I/O, aAIO, aDIO, a2DIO, Autonomous SmartCal, "Catch the Express", cpuModule, dspFramework, dspModule, expressMate, ExpressPlatform, HiDANplus, "MIL Value for COTS prices", multiPort, PlatformBus, and PC/104EZ are trademarks, and "Accessing the Analog World", dataModule, IDAN, HiDAN, RTD, and the RTD logo are registered trademarks of RTD Embedded Technologies, Inc (formerly Real Time Devices, Inc.). PS/2 is a trademark of International Business Machines Inc. PCI, PCI Express, and PCIe are trademarks of PCI-SIG. PC/104, PCI/104-Plus, PCI/104, PCI/104-Express and 104 are trademarks of the PC/104 Embedded Consortium. All other trademarks appearing in this document are the property of their respective owners.

Failure to follow the instructions found in this manual may result in damage to the product described in this manual, or other components of the system. The procedure set forth in this manual shall only be performed by persons qualified to service electronic equipment. Contents and specifications within this manual are given without warranty, and are subject to change without notice. RTD Embedded Technologies, Inc. shall not be liable for errors or omissions in this manual, or for any loss, damage, or injury in connection with the use of this manual.

Copyright © 2015 by RTD Embedded Technologies, Inc. All rights reserved.



# Table of Contents

1	Introduction	1	7
	1.1	Product Overview	7
	1.2	Board Features	7
	1.3	Ordering Information	8
	1.4	Contact Information	8 8
2	Specificatio	ons	9
	2.1	Operating Conditions	9
	2.2	Electrical Characteristics	9
3	Board Conn	nection	10
	3.1	Board Handling Precautions	10
	3.2	Physical Characteristics	10
	3.3	Connectors and Jumpers	12 12 13 14 14 14 15 15 15 15
	3.4	Steps for Installing	16
4	IDAN Conne		17
	4.1	Module Handling Precautions	17
	4.2	Physical Characteristics	17
	4.3	Connectors and Jumpers	18 19 21 21 21 21 21 21 21 22
_	4.4	Steps for Installing	23
5	Functional I	·	24
	5.2	Configuration Flash	
	5.3	Oscillator	
	5 4	FEPROM	24



	Jarrantu		32
8.2	PCI and PC	CI Express Specification	31
8.1	PC/104 Spe	ecifications	31
Additiona	I Information		31
Troublesi	hooting		30
	6.2.20	R_DDR_STATUS (Read)	29
	6.2.19	R_DDR_ADDR (Read/Write)	28
	6.2.18		28
	6.2.17		28
			28
			27 28
		,	27 27
			27
	6.2.11	R_PORT2L_IN (Read)	27
	6.2.10	R_PORT1_DIR (Read/Write)	27
	6.2.9	R_PORT1_OUT (Write)	27
	6.2.8	R_PORT1_IN (Read)	27
	6.2.7		27
			27
			27 27
		_ ,	27 27
			26 27
			26
6.2			
_	•		26
***		·	
5.6	Digital I/O		25
5.5	DDR2 SRA	М	24
	5.6 5.7 Register A 6.1 6.2 Troublest Additiona 8.1 8.2	5.6 Digital I/O. 5.7 Embedded  Register Address Space 6.1 Identifying 1 6.2 BAR0 – FP 6.2.1 6.2.2 6.2.3 6.2.4 6.2.5 6.2.6 6.2.7 6.2.8 6.2.9 6.2.10 6.2.11 6.2.12 6.2.13 6.2.14 6.2.15 6.2.15 6.2.16 6.2.17 6.2.18 6.2.19 6.2.20  Troubleshooting  Additional Information 8.1 PC/104 Space	5.6         Digital I/O           5.7         Embedded Digilent® USB JTAG Programmer           Register Address Space           6.1         Identifying the Board           6.2         BAR0 – FPGA Example Register Map           6.2.1         R. ID (Read)           6.2.2         R. STATUS (Read)           6.2.3         R. EEPROM (Read/Write)           6.2.4         R. USER_ID (Read)           6.2.5         R. PORT0_IN (Read)           6.2.6         R. PORT0_DIR (Write)           6.2.6         R. PORT0_DIR (Write)           6.2.7         R. PORT1_DIR (Write)           6.2.8         R. PORT1_DIR (Read)           6.2.9         R. PORT1_DIR (Read/Write)           6.2.11         R. PORT2L_IN (Read)           6.2.12         R. PORT2L_DIR (Read/Write)           6.2.11         R. PORT2L_DIR (Read/Write)           6.2.12         R. PORT2H_DIR (Read/Write)           6.2.13         R. PORT2H_DIR (Read/Write)           6.2.16         R. PORT2H_DIR (Read/Write)           6.2.17         R. DDR_RD_DATA (Read/Write)           6.2.18         R. DDR_RD_DATA (Read/Write)           6.2.19         R. DDR_STATUS (Read)    Troubleshooting  Add



# Table of Figures

Figure 1: Board Dimensions	10
Figure 1: Board Dimensions	1′
Figure 3: Bottom Solder Jumper Locations	12
Figure 4: Example 104 <sup>™</sup> Stack	16
Figure 5: IDAN Dimensions	17
Figure 6: Example IDAN System	23
Figure 7: FPGA35S6 Block Diagram	24
Figure 8: CN4/CN9 Digital I/O Circuitry	

# Table of Tables

Table 1: Ordering Options	8
Table 1: Ordering Options	9
Table 3: Electrical Characteristics	9
Table 3: Electrical Characteristics  Table 4: CN3 Programming Header	12
Table 5: (INX I/() Pin Assignments	1.3
Table 6: CN4 I/O Pin Assignments	14
Table 7: CN9 I/O Pin Assignments	14
Table 8: Pull up/Pull down Jumper options	14
Table 9: JP7 – Embedded Programmer Enable	15
Table 9: JP7 – Embedded Programmer Enable  Table 10: JP8 – User ID Jumper  Table 11: B1 Pull up Voltage	15
Table 11: B1 Pull up Voltage	15
Table 12: B2 Pull up Voltage	15
Table 13: P2 and P3 Pin Assignments	18
Table 14: P4 Pin Assignments	19
Table 15: Pull up/Pull down Jumper options	21
Table 16: B1 Pull up Voltage	21
Table 17: JP8 – User ID Jumper	
Table 18: B1 Pull up Voltage	21
Table 19: B2 Pull up Voltage	22
Table 20: Identifying the FPGA35S6	26
Table 21: FPGA Example Register Map	26



## 1 Introduction

#### 1.1 Product Overview

The FPGA35S6 series of FPGA boards are designed to provide platform to create any digital I/O that is required for your application. It interfaces with the PCIe bus and features a Xilinx Spartan 6 FPGA with a 27 MHz oscillator and 1Gb of DDR2 SDRAM. There 48 5V tolerant I/O and 40 3.3V tolerant high speed I/O.

#### 1.2 Board Features

- Xilinx Spartan 6 System level features
  - XC6SLX45T-2FGG484I
    - 43,661 Logic Cells
    - 2,489 kb of internal RAM
      - 116 18Kb (2088 Kb Max) Block RAM
      - 401 kB Distributed RAM
    - XCF16PFSG48C Configuration Flash
  - XC6SLX100T-2FGG484I
    - 101,261 Logic Cells
    - 5,800 kb of internal RAM
      - 268 18Kb (4,824 Kb Max) Block RAM
      - 976 kB Distributed RAM
    - XCF32PFSG48C Configuration Flash
  - o RAM hierarchical memory:
    - Each block RAM has two independent ports
    - Programmable Data Width
  - Integrated Endpoint block for PCI Express
  - Integrated Memory Controller
    - 1 Gb of DDR2 SDRAM
    - Supports access rates of up to 800Mb/s
  - Dedicated carry logic for high-speed arithmetic
  - Abundant logic resources with increased logic capacity
    - Optional shift register or distributed RAM support
    - Efficient 6-input LUTs
    - LUT with dual flip-flops
  - Four dedicated DLLs for advanced clock control
    - Phase shift input clock by 0, 90, 180, 270
    - Multiply input clock by 2 to 32
    - Divide input clock by 1 to 32
- Fully supported by Xilinx development system
  - ISE WebPACK (free download from http://www.xilinx.com)
  - ISE Design Suite
- Digital I/O Connectors
  - 48 5 volt tolerant I/O with ESD protection
  - 40 3.3 volt tolerant high speed I/O with ESD protection
- Embedded Digilent® USB JTAG Programmer
  - Allows programming from the host computer
  - o Compatible with Xilinx tools, including iMpact and ChipScope
- PCI Express Bus:
  - PCIe/104 Universal Board
    - Interfaces with Type 1 or Type 2 bus
    - No re-population
  - o Provides 2.5 Gbps in each direction
  - In-band interrupts and messages
  - Message Signaled Interrupt (MSI) support



### 1.3 Ordering Information

The FPGA35S6 series of FPGA boards is available in the following options:

Table 1: Ordering Options

Part Number	Description
FPGA35S6045HR	PCIe/104 Spartan-6 XC6SLX45T User Programmable FPGA Module
FPGA35S6100HR	PCIe/104 Spartan-6 XC6SLX100T User Programmable FPGA Module
IDAN-FPGA35S6045HR	PCIe/104 Spartan-6 XC6SLX45T User Programmable FPGA Module in IDAN enclosure
IDAN-FPGA35S6100HR	PCIe/104 Spartan-6 XC6SLX100T User Programmable FPGA Module in IDAN enclosure

A Starter Kit is available for any of the options, which includes the appropriate programming cable. Contact RTD Sales for more information.

The FPGA35S6 is a general use FPGA module, allowing you to design your own FPGA. It has support for custom oscillator and larger Xilinx Spartan 6 FPGAs. Please contact RTD Embedded Technologies for more information on custom FPGA35S6 products and custom FPGA designs.

The Intelligent Data Acquisition Node (IDAN™) building block can be used in just about any combination with other IDAN building blocks to create a simple but rugged 104™ stack. This module can also be incorporated in a custom-built RTD HiDAN™ or HiDANplus High Reliability Intelligent Data Acquisition Node. Contact RTD sales for more information on our high reliability systems.

#### 1.4 Contact Information

#### 1.4.1 SALES SUPPORT

For sales inquiries, you can contact RTD Embedded Technologies sales via the following methods:

Phone: 1-814-234-8087 Monday through Friday, 8:00am to 5:00pm (EST).

E-Mail: sales@rtd.com

#### 1.4.2 TECHNICAL SUPPORT

If you are having problems with you system, please try the steps in the Troubleshooting section of this manual.

For help with this product, or any other product made by RTD, you can contact RTD Embedded Technologies technical support via the following methods:

Phone: 1-814-234-8087 Monday through Friday, 8:00am to 5:00pm (EST).

E-Mail: techsupport@rtd.com



# 2 Specifications

## 2.1 **Operating Conditions**

**Table 2: Operating Conditions** 

Symbol	Parameter	Test Condition	Min	Max	Unit
V <sub>cc5</sub>	5V Supply Voltage		4.75	5.25	V
$V_{cc3}$	3.3V Supply Voltage		n/a	n/a	V
V <sub>cc12</sub>	12V Supply Voltage		n/a	n/a	V
Ta	Operating Temperature		-40	+85	С
Ts	Storage Temperature		-40	+85	С
RH	Relative Humidity	Non-Condensing	0	90%	%
MTBF	Mean Time Before Failure	Telcordia Issue 2 30°C, Ground benign, controlled			
		FPGA35S6045HR	2	2,471,464	Hours

### 2.2 Electrical Characteristics

Table 3: Electrical Characteristics

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
Р	Power Consumption <sup>(1)</sup>	$V_{cc5} = 5.0V$		2.5		W
Icc	5V Input Supply Current(1)	Active		500		mΑ
		PCIe/104 Bus				
	Differential Output Voltage		0.8		1.2	V
	DC Differential TX Impedance		80		120	Ω
	Differential Input Voltage		0.175		1.2	V
	DC Differential RX Impedance		80		120	Ω
	Electrical Idle Detect Threshold		65		175	mV
		Digital I/O				
VIH	Input High Voltage	CN4,CN9	2.0		5.5	V
VIH	Input High Voltage	CN8	2.0		3.6	٧
VIL	Input Low Voltage	CN4,CN8,CN9	-0.5		8.0	٧
Voн	Output High Voltage	I <sub>0</sub> = -12mA CN4 CN8,CN9	2.6		3.3	V
$V_{OL}$	Output Low Voltage	I <sub>O</sub> = 12mA CN4 CN8,CN9	0		0.4	V
	5V Output	CN4,CN8,CN9			200	mA
		DDR2 Interface				
	Access Rate <sup>(2)</sup>		250		800	Mb/s

**Note:** (1): Typical power consumption based on RTD's FPGA example.

(2): Proving by design, not production tested.

For additionally electrical characteristic of the Spartan 6 I/O refer to <a href="http://www.xilinx.com">http://www.xilinx.com</a>



## 3 Board Connection

### 3.1 **Board Handling Precautions**

To prevent damage due to Electrostatic Discharge (ESD), keep your board in its antistatic bag until you are ready to install it into your system. When removing it from the bag, hold the board at the edges, and do not touch the components or connectors. Handle the board in an antistatic environment, and use a grounded workbench for testing and handling of your hardware.

### 3.2 Physical Characteristics

- Weight: Approximately 63.5 g (0.14 lbs.)
- Dimensions: 90.17 mm L x 95.89 mm W (3.550 in L x 3.775 in W)




Figure 1: Board Dimensions



## 3.3 Connectors and Jumpers




Figure 2: Board Connections






Figure 3: Bottom Solder Jumper Locations

#### 3.3.1 EXTERNAL I/O CONNECTORS

#### CN3: Xilinx JTAG Programming Header

Connector CN3 provides a connection to the Xilinx JTAG programming header. The pin assignment for CN3 is shown below. This connector header mates with the Xilinx OEM programming cable.

Table 4: CN3 Programming Header

3.3V VRef	2	1	GND
TMS	4	3	GND
TCK	6	5	GND
TDO	8	7	GND
TDI	10	9	GND
N/C	12	11	GND
N/C	14	13	GND



#### CN8: High Speed Digital I/O Connector

Connector CN8 provides 40 digital I/O lines, along with a +5V pin and ground pins. These signals are 3.3V tolerant. The signal names reflect the signal names I n the Xilinx UCF file with the device pin out.

CN8 is attached to Bank 1, and supports any of the Spartan 6 I/O Standards that use a  $3.3V\ V_{CCO}$  and no reference voltage. This includes LVTTL, LVCMOS33 input and output, and LVDS\_33 input. LVDS output is not supported in Bank 1.

Table 5: CN8 I/O Pin Assignments

Port2_n[0]	2	1	Port2_p[0]
Port2_n[1]	4	3	Port2_p[1]
Port2_n[2]	6	5	Port2_p[2]
Port2_n[3]	8	7	Port2_p[3]
GND	10	9	GND
Port2_n[4]	12	11	Port2_p[4]
Port2_n[5]	14	13	Port2_p[5]
Port2_n[6]	16	15	Port2_p[6]
Port2_n[7]	18	17	Port2_p[7]
GND	20	19	GND
Port2_n[8]	22	21	Port2_p[8]
Port2_n[9]	24	23	Port2_p[9]
Port2_n[10]	26	25	Port2_p[10]
Port2_n[11]	28	27	Port2_p[11]
GND	30	29	GND
Port2_n[12]	32	31	Port2_p[12]
Port2_n[13]	34	33	Port2_p[13]
Port2_n[14]	36	35	Port2_p[14]
Port2_n[15]	38	37	Port2_p[15]
GND	40	39	GND
Port2_n[16]	42	41	Port2_p[16]
Port2_n[17]	44	43	Port2_p[17]
Port2_n[18]	46	45	Port2_p[18]
Port2_n[19]	48	47	Port2_p[19]
GND	50	49	+5V



#### CN4 & CN9: Digital I/O Connector

Connectors CN4 and CN9 each provide 24 digital I/O lines, along with a +5V pin and ground pins. All I/O have pull up/pull down resistors that are controlled by jumper options, also shown in the table. These signals are 5V tolerant. The signal names reflect the signal names I n the Xilinx UCF file with the device pin out.

CN4 and CN9 are attached to Bank 2 and 0 respectively, and support any of the Spartan 6 I/O Standards that use a 3.3V Vcco and no reference voltage. This includes LVTTL, LVCMOS33, and LVDS\_33 input and output.

Table 6: CN4 I/O Pin Assignments

GND	2	1	port0_p[0]	
GND	4	3	port0_n[0]	
GND	6	5	port0_p[1]	
GND	8	7	port0_n[1]	JP1
GND	10	9	port0_p[2]	JPT
GND	12	11	port0_n[2]	
GND	14	13	port0_p[3]	
GND	16	15	port0_n[3]	
GND	18	17	port0_p[4]	
GND	20	19	port0_n[4]	
GND	22	21	port0_p[5]	
GND	24	23	port0_n[5]	JP2
GND	26	25	port0_p[6]	JFZ
GND	28	27	port0_n[6]	
GND	30	29	port0_p[7]	
GND	32	31	port0_n[7]	
GND	34	33	port0_p[8]	
GND	36	35	port0_n[8]	
GND	38	37	port0_p[9]	
GND	40	39	port0_n[9]	JP3
GND	42	41	port0_p[10]	JFJ
GND	44	43	port0_n[10]	
GND	46	45	port0_p[11]	
GND	48	47	port0_n[11]	
GND	50	49	+5V	

Table 7: CN9 I/O Pin Assignments

GND	2	1	port1_p[0]	
GND	4	3	port1_n[0]	
GND	6	5	port1_p[1]	
GND	8	7	port1_n[1]	JP4
GND	10	9	port1_p[2]	JF4
GND	12	11	port1_n[2]	
GND	14	13	port1_p[3]	
GND	16	15	port1_n[3]	
GND	18	17	port1_p[4]	
GND	20	19	port1_n[4]	
GND	22	21	port1_p[5]	
GND	24	23	port1_n[5]	JP5
GND	26	25	port1_p[6]	JFJ
GND	28	27	port1_n[6]	
GND	30	29	port1_p[7]	
GND	32	31	port1_n[7]	
GND	34	33	port1_p[8]	
GND	36	35	port1_n[8]	
GND	38	37	port1_p[9]	
GND	40	39	port1_n[9]	JP6
GND	42	41	port1_p[10]	JFU
GND	44	43	port1_n[10]	
GND	46	45	port1_p[11]	
GND	48	47	port1_n[11]	
GND	50	49	+5V	

#### 3.3.2 Bus Connectors

#### CN1 (Top) & CN2 (Bottom): PCIe Connector

The PCIe connector is the connection to the system CPU. The position and pin assignments are compliant with the *PCI/104-Express Specification*. (See PC/104 Specifications on page 31)

The FPGA35S6 is a "Universal" board, and can connect to either a Type 1 or Type 2 PCIe/104 connector.

#### 3.3.3 JUMPERS

#### JP1, JP2, JP3, JP4, JP5, & JP6: Pull up/Pull down Jumper

JP1, JP2, JP3, JP4, JP5, and JP6 are 3-pin two position jumpers that are used to set pull up or pull downs options on the I/O signal lines of CN4 and C5. Refer to Table 6 and Table 7 to determine which I/O pins are effected by each jumper.

Table 8: Pull up/Pull down Jumper options

Setting	Description			
1-2	I/O is pulled up to 3.3V or 5V (Set by B1 and B2)			
2-3	I/O is pulled down to GND			
No Jumper	I/O has no pull up/pull down			



#### JP7: Embedded Programmer Enable

This jumper is used to enable the embedded programmer to the JTAG chain. See Section 5.7 on page 25 for more details. The board can be programmed from and external programmer with this jumper in either position.

Table 9: JP7 - Embedded Programmer Enable

Setting	Description			
1-2	Enabled embedded programmer			
2-3 or	Disables embedded programmer			
open				

#### JP8: User ID Jumper

The User ID Jumper is a four position, user defined jumper block. The jumpers can be read by the FPGA. An installed jumper results in a logic low, and an open jumper results in a logic high.

Table 10: JP8 - User ID Jumper

Position	Description
1-2	User ID bit 0
3-4	User ID bit 1
5-6	User ID bit 2
7-8	User ID bit 3

#### 3.3.1 SOLDER JUMPERS

#### B1: Pull up Voltage

Solder jumper B1 are used to set the pull up voltage for JP1, JP2 and JP3.

Table 11: B1 Pull up Voltage

I	Setting	Description
	1-2	Sets Pull up voltage to 3.3V
	2-3	Sets Pull up voltage to 5V

#### B2: Pull up Voltage

Solder jumper B1 are used to set the pull up voltage for JP4, JP5 and JP6.

Table 12: B2 Pull up Voltage

ı	Setting	Description
	1-2	Sets Pull up voltage to 3.3V
	2-3	Sets Pull up voltage to 5V



### 3.4 Steps for Installing

- 1. Always work at an ESD protected workstation, and wear a grounded wrist-strap.
- 2. Turn off power to the PC/104 system or stack.
- 3. Select and install stand-offs to properly position the module on the stack.
- 4. Remove the module from its anti-static bag.
- 5. Check that pins of the bus connector are properly positioned.
- 6. Check the stacking order; make sure all of the busses used by the peripheral cards are connected to the cpuModule.
- 7. Hold the module by its edges and orient it so the bus connector pins line up with the matching connector on the stack.
- 8. Gently and evenly press the module onto the PC/104 stack.
- 9. If any boards are to be stacked above this module, install them.
- 10. Attach any necessary cables to the PC/104 stack.
- 11. Re-connect the power cord and apply power to the stack.
- 12. Boot the system and verify that all of the hardware is working properly.



Figure 4: Example 104™ Stack



## 4 IDAN Connections

## 4.1 Module Handling Precautions

To prevent damage due to Electrostatic Discharge (ESD), keep your module in its antistatic bag until you are ready to install it into your system. When removing it from the bag, hold the module by the aluminum enclosure, and do not touch the components or connectors. Handle the module in an antistatic environment, and use a grounded workbench for testing and handling of your hardware.

### 4.2 Physical Characteristics

- Weight: Approximately 0.42 Kg (0.92 lbs.)
- Dimensions: 152mm L x 130mm W x 34mm H (5.983" L x 5.117" W x 1.339" H)




Figure 5: IDAN Dimensions



### 4.3 Connectors and Jumpers

#### P2 & P3: Digital I/O Connector

Connector Part #: VALCONN HDB-62S

Mating Connector: VALCONN HDB-62P

Connectors P2 and P3 each provide 24 digital I/O lines, along with a +5V pin and ground pins. All I/O have pull up/pull down resistors that are controlled by jumper options, also shown in the table. These signals are 5V tolerant. The signal names reflect the signal names I n the Xilinx UCF file with the device pin out.

P2 and P3 are attached to Bank 2 and 0 respectively, and support any of the Spartan 6 I/O Standards that use a 3.3V Vcco and no reference voltage. This includes LVTTL, LVCMOS33, and LVDS\_33 input and output.

Connector P2 also provides a connection to the Xilinx JTAG programming header. This connector header mates with the Xilinx OEM programming cable through an adapter cable. The adapter cable is provided when purchasing the Starter Kit.

Table 13: P2 and P3 Pin Assignments

Row 1	IDAN P2 Pin				Pull	CN4
1         port0_p[0]         1         2         3         1         2         3         4         2         3         4         3         4         3         4         4         3         4         4         5         6         3         4         5         6         7         8         9         6         7         8         9         6         7         8         9         9         9         9         6         7         8         9         9         9         9         9         9         9         9         10         10         10         11         12         10         12         11         12         11         12         12         13         14         12         12         13         14         12         13         14         14         15         6         6         6         6         6         10         12         13         14         14         15         16         12         13         14         15         16         14         15         16         12         17         18         15         16         17         18         19         18         19	Row 1	Row 2	Row 3	Signal		Pin
22	1			port0_p[0]	_	1
2     GND       23     port0_p[1]       44     GND       3     port0_n[1]       24     GND       45     port0_p[2]       4     GND       25     port0_n[2]       46     GND       5     port0_p[3]       26     GND       11     12       26     GND       27     port0_p[3]       6     GND       27     port0_p[4]       48     GND       7     port0_p[4]       28     GND       49     port0_p[5]       8     GND       29     port0_p[6]       30     GND       9     port0_p[6]       30     GND       10     GND       31     port0_p[6]       32     GND       31     port0_p[7]       32     GND       31     port0_p[8]       32     GND       33     port0_p[8]       33     port0_p[9]       34     GND       35     port0_p[9]       49     port0_p[9]       33     34       35     port0_p[9]       36     37		22				2
2     GND       23     port0_p[1]       44     GND       3     port0_n[1]       24     GND       45     port0_p[2]       4     GND       25     port0_n[2]       46     GND       5     port0_p[3]       26     GND       11     12       5     port0_p[3]       6     GND       27     port0_p[4]       48     GND       7     port0_p[4]       48     GND       7     port0_p[4]       28     GND       49     port0_p[5]       8     GND       29     port0_p[6]       30     GND       9     port0_p[6]       30     GND       10     GND       31     port0_p[6]       29     GND       31     port0_p[7]       32     GND       31     port0_p[7]       32     GND       31     port0_p[8]       32     GND       33     port0_p[8]       34     GND       35     port0_p[9]       40     40       41     GND			43	port0_n[0]		3
44   GND   7   8   9	2					
3     44     GND       3     45     port0_n[1]       4     GND       25     port0_n[2]       46     GND       5     port0_p[3]       26     GND       16     GND       27     port0_n[3]       6     GND       27     port0_p[4]       48     GND       7     port0_n[4]       28     GND       49     port0_n[5]       8     GND       9     port0_n[5]       8     GND       9     port0_n[6]       30     GND       9     port0_n[6]       10     GND       31     port0_p[6]       22     23       23     24       25     GND       30     GND       31     port0_p[6]       32     GND       33     port0_p[7]       32     33       33     port0_p[8]       33     34       34     GND       35     port0_p[9]       40     40       41     40       40     41       41     42		23		port0_p[1]		5
24			44	GND		
24	3			port0_n[1]		7
4		24			ID4	8
25			45	port0_p[2]	JPT	9
25	4					10
5     port0_p[3]       26     GND       47     port0_n[3]       6     GND       27     port0_p[4]       48     GND       7     port0_n[4]       28     GND       8     GND       29     port0_p[5]       8     GND       9     port0_p[6]       30     GND       9     port0_p[6]       30     GND       26     27       10     GND       31     port0_p[6]       31     port0_p[7]       32     GND       32     GND       33     port0_p[8]       33     port0_p[8]       33     port0_p[9]       34     GND       35     port0_p[9]       37     38       39     40       41     GND       40     41       40       41       42		25				11
26			46			12
26	5			port0_p[3]		
6         GND         16           27         port0_p[4]         17           48         GND         18           7         port0_n[4]         19           28         GND         20           49         port0_p[5]         21           8         GND         22           29         port0_n[5]         23           9         port0_p[6]         23           30         GND         24           25         26           27         28           31         port0_p[6]         27           8         GND         30           9         port0_p[6]         26           27         28         29           28         29         29           31         port0_p[6]         28           29         30         30           11         port0_p[7]         31           32         GND         32           33         port0_p[8]         33           34         GND         34           35         port0_p[9]         37           38         39           40 <t< td=""><td></td><td>26</td><td></td><td></td><td></td><td>14</td></t<>		26				14
6         GND         16           27         port0_p[4]         17           48         GND         18           7         port0_n[4]         19           28         GND         20           49         port0_p[5]         21           8         GND         22           9         port0_n[5]         23           9         port0_p[6]         26           30         GND         26           27         25         26           20         22         22           20         20         20           20         20         20           21         22         22           22         23         23           23         24         25           26         27         26           27         28         29           30         31         port0_p[7]         31           32         GND         32           33         port0_p[8]         33           34         GND         34           35         port0_p[9]           36         37           37			47	port0_n[3]		15
27	6					16
18		27				17
7         port0_n[4]         19           28         GND         20           8         GND         21           8         port0_p[5]         22           9         port0_p[6]         23           9         port0_p[6]         26           10         GND         28           10         GND         28           31         port0_p[7]         29           31         port0_p[7]         30           11         port0_p[7]         31           32         GND         32           53         port0_p[8]         33           12         GND         34           33         port0_p[8]         35           34         GND         37           35         port0_p[9]         37           35         port0_p[10]         40           41         42			48			18
28     GND       49     port0_p[5]       8     GND       29     port0_n[5]       50     GND       9     port0_p[6]       30     GND       26     27       10     GND       31     port0_p[6]       6ND     28       29     29       31     port0_p[7]       52     GND       31     port0_p[7]       32     GND       32     GND       33     port0_p[8]       33     port0_p[8]       34     GND       35     port0_p[9]       36       37       38       39       40       41       40       41       42	7					
8     GND       29     port0_n[5]       9     50     GND       9     port0_p[6]     26       30     GND     26       10     GND     28       31     port0_p[7]     29       11     port0_p[7]     30       32     GND     31       32     GND     31       32     GND     32       33     port0_p[8]     33       12     GND     34       33     port0_p[8]     35       34     GND     35       35     port0_p[9]     37       40     35     port0_p[10]       40     41       42		28				20
8         GND           29         port0_n[5]           9         port0_p[6]           30         GND           26         27           10         GND           31         port0_p[6]           31         port0_p[7]           52         GND           31         port0_n[7]           32         GND           32         GND           32         GND           33         port0_p[8]           33         port0_n[8]           34         GND           35         port0_p[9]           37         38           39         40           41         42			49	port0_p[5]		
9	8					22
9         50         GND         JP2         24         25         26         27         26         27         26         27         28         27         28         28         28         28         29         28         29         29         29         29         30         30         30         31         30         30         31         30         31         30         31         30         31         30         31         30         31         30         31         30         31         32         30         31         32         30         31         32         32         32         32         33         32         32         33         32         33         33         34         34         35         35         36         33         35         36         35         36         37         37         38         39         39         39         40         40         41         42         42         25         36         37         39         39         40         40         41         42         25         36         37         39         40         42         25         36         37         39		29				23
9         port0_p[6]         3P2         25           30         GND         26           10         GND         28           10         GND         28           31         port0_p[7]         29           52         GND         30           11         port0_n[7]         31           32         GND         32           53         port0_p[8]         33           12         GND         34           33         port0_p[8]         35           34         GND         36           13         port0_p[9]         37           34         GND         JP3           38         55         port0_p[9]           14         GND         40           40         41           40         42			50		IDO	
30	9				JP2	25
51         port0_n[6]         27           10         GND         28           31         port0_p[7]         29           52         GND         30           11         port0_n[7]         31           32         GND         32           53         port0_p[8]         33           12         GND         34           33         port0_n[8]         35           54         GND         36           13         port0_p[9]         37           34         GND         JP3           38         55         port0_n[9]           14         GND         40           40         41           41         42		30				
10			51			
31	10					
52   GND   30	-	31				
11         port0_n[7]         31           32         GND         32           53         port0_p[8]         33           12         GND         34           33         port0_n[8]         35           54         GND         36           13         port0_p[9]         37           34         GND         JP3           38         55         port0_n[9]           14         GND         40           35         port0_p[10]         41           40         42			52			
32   GND   32	11					
53		32				32
12			53			
33	12					
54     GND       13     port0_p[9]       34     GND       55     port0_n[9]       35     port0_p[10]       41       56     GND		33				
13     port0_p[9]       34     GND       55     port0_n[9]       14     GND       35     port0_p[10]       40       41       56     GND			54			
34 GND JP3 38 55 port0_n[9] 39 14 GND 40 35 port0_p[10] 41 56 GND 42	13	İ				
55 port0_n[9] 39 14 GND 40 35 port0_p[10] 41 56 GND 42	-	34			JP3	
14 GND 40 35 port0_p[10] 41 56 GND 42		1	55		J	
35 port0_p[10] 41 56 GND 42	14		1			
56 GND 42		35				
		1	56			
	15		1	port0_n[10]		43

IDAN P3 Pin			Pull		
Row 1	Row 2	Row 3	Signal	Jmpr	C9 Pin
1			port1_p[0]		1
	22		GND		2
		43	port1_n[0]		3
2			GND		4
	23		port1_p[1]		5
		44	GND		6
3			port1_n[1]		7
	24		GND	JP4	8
		45	port1_p[2]	JF4	9
4			GND		10
	25		port1_n[2]		11
		46	GND		12
5			port1_p[3]		13
	26		GND		14
		47	port1_n[3]		15
6			GND		16
	27		port1_p[4]		17
		48	GND		18
7			port1_n[4]		19
	28		GND		20
		49	port1_p[5]		21
8			GND		22
	29		port1_n[5]		23
		50	GND	JP5	24
9			port1_p[6]	JFS	25
	30		GND		26
		51	port1_n[6]		27
10			GND		28
	31		port1_p[7]		29
		52	GND		30
11			port1_n[7]		31
	32		GND		32
		53	port1_p[8]		33
12			GND		34
	33		port1_n[8]		35
		54	GND		36
13			port1_p[9]		37
	34		GND	JP6	38
		55	port1_n[9]		39
14			GND		40
	35		port1_p[10]		41
		56	GND		42
15			port1_n[10]		43



Table 13: P2 and P3 Pin Assignments

I	IDAN P2 Pin			Pull	CN4
Row 1	Row 2	Row 3	Signal	Jmpr	Pin
	36		GND		44
		57	port0_p[11]		45
16			GND		46
	37		port0_n[11]		47
		58	GND		48
17			+5V		49
	38		GND		50
		59	Reserved		
18			Reserved		
	39		Reserved		
		60	Reserved		
19			Reserved		
	40		Reserved		
		61	Reserved		
20			Reserved		
	41		Reserved		
		62	Reserved		
21			Reserved		
	42		Reserved		

	IDAN P3 Pin			Pull	
Row 1	Row 2	Row 3	Signal	Jmpr	C9 Pin
	36		GND		44
		57	port1_p[11]		45
16			GND		46
	37		port1_n[11]		47
		58	GND		48
17			+5V		49
	38		GND		50
		59	Reserved		
18			jtag_vref		CN3.2
	39		GND		CN3.3
		60	jtag_tms		CN3.4
19			GND_TCK		CN3.5
	40		jtag_tck		CN3.6
		61	GND		CN3.7
20			jtag_tdo		CN3.8
	41		GND	_	CN3.9
		62	jtag_tdi	_	CN3.10
21			Reserved		
	42		Reserved		

#### P4: High Speed Digital I/O Connector

Connector Part #: VALCONN HDB-62S

and arrandation. The existing the second 200/44-based. The signal arrange

Mating Connector: VALCONN HDB-62P

Connector P4 provides 40 digital I/O lines, along with a +5V pin and ground pins. These signals are 3.3V tolerant. The signal names reflect the signal names I n the Xilinx UCF file with the device pin out.

P4 is attached to Bank 1, and supports any of the Spartan 6 I/O Standards that use a  $3.3V\ V_{CCO}$  and no reference voltage. This includes LVTTL, LVCMOS33 input and output, and LVDS\_33 input. LVDS output is not supported in Bank 1.

Table 14: P4 Pin Assignments

IDAN P4 Pin				
Row 1	Row 2	Row 3	Signal	C8 Pin
1			Port2_p[0]	1
	22		Port2_n[0]	2
		43	Port2_p[1]	3
2			Port2_n[1]	4
	23		Port2_p[2]	5
		44	Port2_n[2]	6
3			Port2_p[3]	7
	24		Port2_n[3]	8
		45	GND	9
4			GND	10
	25		Port2_p[4]	11
		46	Port2_n[4]	12
5			Port2_p[5]	13
	26		Port2_n[5]	14
		47	Port2_p[6]	15
6			Port2_n[6]	16
	27		Port2_p[7]	17
		48	Port2_n[7]	18
7			GND	19
_	28		GND	20
		49	Port2_p[8]	21
8			Port2_n[8]	22
	29		Port2_p[9]	23
		50	Port2_n[9]	24



Table 14: P4 Pin Assignments

IDAN P4 Pin				
Row 1	Row 1 Row 2 Row 3		Signal	C8 Pin
9			Port2_p[10]	25
	30		Port2_n[10]	26
		51	Port2_p[11]	27
10			Port2_n[11]	28
	31		GND	29
		52	GND	30
11			Port2_p[12]	31
	32		Port2_n[12]	32
		53	Port2_p[13]	33
12			Port2_n[13]	34
	33		Port2_p[14]	35
		54	Port2_n[14]	36
13			Port2_p[15]	37
	34		Port2_n[15]	38
		55	GND	39
14			GND	40
	35		Port2_p[16]	41
		56	Port2_n[16]	42
15			Port2_p[17]	43
	36		Port2_n[17]	44
		57	Port2_p[18]	45
16			Port2_n[18]	46
	37		Port2_p[19]	47
		58	Port2_n[19]	48
17			+5V	49
	38		GND	50
		59	Reserved	
18			Reserved	
	39		Reserved	
		60	Reserved	
19			Reserved	
	40		Reserved	
		61	Reserved	
20			Reserved	
	41		Reserved	
		62	Reserved	
21			Reserved	
	42		Reserved	



#### 4.3.1 Bus Connectors

#### CN1 (Top) & CN2 (Bottom): PCIe Connector

The PCIe connector is the connection to the system CPU. The position and pin assignments are compliant with the *PCI/104-Express Specification*. (See PC/104 Specifications on page 31)

The FPGA35S6 is a "Universal" board, and can connect to either a Type 1 or Type 2 PCIe/104 connector.

#### 4.3.2 JUMPERS

#### JP1, JP2, JP3, JP4, JP5, & JP6: Pull up/Pull down Jumper

JP1, JP2, JP3, JP4, JP5, and JP6 are 3-pin two position jumpers that are used to set pull up or pull downs options on the I/O signal lines of CN4 and C5. Refer to Table 13 and Table 14 to determine which I/O pins are effected by each jumper.

Table 15: Pull up/Pull down Jumper options

Setting	Description
1-2	I/O is pulled up to 3.3V or 5V (Set by B1 and B2)
2-3	I/O is pulled down to GND
No Jumper	I/O has no pull up/pull down

#### JP7: Embedded Programmer Enable

This jumper is used to enable the embedded programmer to the JTAG chain. See Section 5.7 on page 25 for more details. The board can be programmed from and external programmer with this jumper in either position.

Table 16: B1 Pull up Voltage

Setting	Description
1-2	Enabled embedded programmer
2-3 or	Disables embedded programmer
open	

#### JP8: User ID Jumper

The User ID Jumper is a four position, user defined jumper block. The jumpers can be read by the FPGA. An installed jumper results in a logic low, and an open jumper results in a logic high.

Table 17: JP8 - User ID Jumper

Position	Description
1-2	User ID bit 0
3-4	User ID bit 1
5-6	User ID bit 2
7-8	User ID bit 3

#### 4.3.3 SOLDER JUMPERS

#### B1: Pull up Voltage

Solder jumper B1 are used to set the pull up voltage for JP1, JP2 and JP3.

Table 18: B1 Pull up Voltage

Setting	Description
1-2	Sets Pull up voltage to 3.3V
2-3	Sets Pull up voltage to 5V



#### B2: Pull up Voltage

Solder jumper B1 are used to set the pull up voltage for JP4, JP5 and JP6.

Table 19: B2 Pull up Voltage

Setting	Description
1-2	Sets Pull up voltage to 3.3V
2-3	Sets Pull up voltage to 5V



### 4.4 Steps for Installing

- 1. Always work at an ESD protected workstation, and wear a grounded wrist-strap.
- 2. Turn off power to the IDAN system.
- 3. Remove the module from its anti-static bag.
- 4. Check that pins of the bus connector are properly positioned.
- 5. Check the stacking order; make sure all of the busses used by the peripheral cards are connected to the cpuModule.
- 6. Hold the module by its edges and orient it so the bus connector pins line up with the matching connector on the stack.
- 7. Gently and evenly press the module onto the IDAN system.
- 8. If any boards are to be stacked above this module, install them.
- 9. Finish assembling the IDAN stack by installing screws of an appropriate length.
- 10. Attach any necessary cables to the IDAN system.
- 11. Re-connect the power cord and apply power to the stack.
- 12. Boot the system and verify that all of the hardware is working properly.



Figure 6: Example IDAN System



## 5 Functional Description

## 5.1 Block Diagram

The Figure below shows the functional block diagram of the FPGA35S6. The various parts of the block diagram are discussed in the following sections.




Figure 7: FPGA35S6 Block Diagram

## 5.2 Configuration Flash

The FPGA35S6 includes a Configuration Flash that is sized for the FPGA. At power up, the FPGA design is loaded from the Configuration Flash. The Configuration Flash can be programmed through either the Embedded Digilent® USB JTAG Programmer, or CN3: Xilinx JTAG Programming Header.

#### 5.3 Oscillator

The FPGA35S6 features a 27 MHz oscillator for clock based operations in the FPGA.

#### 5.4 **EEPROM**

The FPGA35S6 features a 256 x 16 SPI EEPROM, ATMEL AT93C66A. For information on the AT93C66A refer to http://www.atmel.com/

#### 5.5 DDR2 SRAM

The FPGA35S6 features a 1Gb DDR2 SRAM, MT47H64M16HR 25E. This is interface to the Spartan 6 FPGA using Xilinx Memory Interface Generators (MIG) core. The example FPGA code has demonstrated how to use this core in a FPGA design.



## 5.6 **Digital I/O**

The FPGA35S6 digital I/O on connectors CN4 and CN9 use the circuitry shown below to level shift the input voltage from 5V to 3.3V allowing the I/O on these connectors to be 5V tolerant.




Figure 8: CN4/CN9 Digital I/O Circuitry

### 5.7 Embedded Digilent® USB JTAG Programmer

This FPGA board includes an embedded Digilent ® JTAG programming module. It connects to the host through the USB connections on the PCIe Bus connectors. A USB hub is also provided for lane repopulation. The programming module is compatible with all Xilinx tools, including iMpact and ChipScope (<a href="https://www.xilinx.com">www.xilinx.com</a>). It is also supported by Digilent's Adept software package (<a href="https://www.digilentinc.com">www.digilentinc.com</a>).

In order to use the embedded programmer, JP7 must be installed in the 1-2 position. This attaches the programmer to the JTAG chain. CN3 can always be used regardless of whether or not JP1 is installed.

The embedded programmer has a user string of "RTD" followed by the serial number of the board. This can be used to differentiate the programmers if there are multiple boards in the system.



## 6 Register Address Space

This is the register address space for the example FPGA that is given with the FPGA35S6.

## 6.1 Identifying the Board

The FPGA35S6 Example shows up in standard PCI Configuration space as a PCI device. It can be positively identified as shown in the Table below.

Table 20: Identifying the FPGA35S6

Configuration Space Offset	Register Description	Value
0x00	Vendor ID	0x1435
0x02	Device ID	0x5800

### 6.2 BAR0 - FPGA Example Register Map

Table 21: FPGA Example Register Map

Offset	0x03	0x02	0x01	0x00
0x00	R_ID			
0x04	R_STATUS			
0x08	R_EEPROM			
0x0C	R_USER_ID			
0x10	R_PORT0_IN			
0x14	R_PORT0_OUT			
0x18	R_PORT0_DIR			
0x20	R_PORT1_IN			
0x24	R_PORT1_OUT			
0x28	R_PORT1_DIR			
0x30	R_PORT2L_IN			
0x34	R_PORT2L_OUT			
0x38	R_PORT2L_DIR			
0x40	R_PORT2H_IN			
0x44	R_PORT2H_OUT			
0x48	R_PORT2H_DIR			
0x50	R_DDR_RD_DATA			
0x54	R_DDR_WR_DATA			
0x58	R_DDR_ADDR			
0x5C	R_DDR_STATUS			
0x60	R_CLK_27_1	•		
0x64	R_CLK_27_2			

#### 6.2.1 R\_ID (READ)

This is a register that identifies the board.

0x12345678 is the identification of the example code

#### 6.2.2 R\_STATUS (READ)

This is a status register for power good (pgood) for the power supplies and serial out from the EEPROM

B0: EEPROM Serial out

B4: 1.2V pgood



B5: 1.8V pgood

B6: 3.3V pgood

#### 6.2.3 R\_EEPROM (READ/WRITE)

This register has the outputs to the EEPROM.

**B0: EEPROM Serial Clock** 

**B1: EEPROM Serial Input** 

B2: EEPROM Chip Select

#### 6.2.4 R\_USER\_ID (READ)

This register shows the status of the User ID Jumpers

B0: User ID 0 Jumper. 0 = Open, 1 = Closed

B1: User ID 1 Jumper. 0 = Open, 1 = Closed

B2: User ID 2 Jumper. 0 = Open, 1 = Closed

B3: User ID 3 Jumper. 0 = Open, 1 = Closed

#### 6.2.5 R PORTO IN (READ)

This is the input register for the port0. This reads the current value the I/O.

#### 6.2.6 R PORTO OUT (WRITE)

This is the output register for the port0. The value to be output, direction must be set to output.

#### 6.2.7 R PORTO DIR (WRITE)

This is the direction register for port0. Indicates the direction of each pin '0' = input '1' = output

#### 6.2.8 R PORT1 IN (READ)

This is the input register for the port1. This reads the current value the I/O.

#### 6.2.9 R PORT1 OUT (WRITE)

This is the output register for the port1. The value to be output, direction must be set to output.

#### 6.2.10 R PORT1 DIR (READ/WRITE)

This is the direction register for port1. Indicates the direction of each pin '0' = input '1' = output

#### 6.2.11 R PORT2L IN (READ)

This is the input register for the port2 low, port2\_[0]...port2\_[15]. This reads the current value the I/O.

#### 6.2.12 R PORT2L OUT (WRITE)

This is the output register for the port2 low, port2\_[0]...port2\_[15]. The value to be output, direction must be set to output.

#### 6.2.13 R PORT2L DIR (READ/WRITE)

This is the direction register for port2 low, port2\_[0]...port2\_[15]. Indicates the direction of each pin '0' = input '1' = output

#### 6.2.14 R PORT2H IN (READ)

This is the input register for the port2 high, port2 [16]...port2 [19]. This reads the current value the I/O.



#### 6.2.15 R\_PORT2H\_OUT (WRITE)

This is the output register for the port2 high, port2\_[16]...port2\_[19]. The value to be output, direction must be set to output.

#### 6.2.16 R\_PORT2H\_DIR (READ/WRITE)

This is the direction register for port2 high, port2\_[16]...port2\_[19]. Indicates the direction of each pin '0' = input '1' = output

#### 6.2.17 R\_DDR\_RD\_DATA (READ)

Reads the data of the DDR2 SRAM at R\_DDR\_ADDR location

A read is performed by writing address to R\_DDR\_ADDR.

### 6.2.18 R\_DDR\_WR\_DATA (READ/WRITE)

Writes data in registry to location R\_DDR\_ADDR of the DDR2 SRAM

#### 6.2.19 R\_DDR\_ADDR (READ/WRITE)

Address pointer of the DDR2 SRAM.



### 6.2.20 R\_DDR\_STATUS (READ)

This is a status register for the DDR2 memory interface.

- B0: Read error
- B1: Read overflow
- B2: Read empty
- B3: Read full
- B4: Write error
- B5: Write underrun
- B6: Write empty
- B7: Write full
- B[14:8]: Read count
- B[22:16]: Write count
- B[24]: Command full
- B[25]: Command empty
- B[31]: Calibration done



## 7 Troubleshooting

If you are having problems with your system, please try the following initial steps:

- Simplify the System Remove modules one at a time from your system to see if there is a specific module that is causing a problem. Perform you troubleshooting with the least number of modules in the system possible.
- Swap Components Try replacing parts in the system one at a time with similar parts to determine if a part is faulty or if a type of part is configured incorrectly.

If problems persist, or you have questions about configuring this product, contact RTD Embedded Technologies via the following methods:

Phone: +1-814-234-8087 E-Mail: techsupport@rtd.com

Be sure to check the RTD web site (<a href="http://www.rtd.com">http://www.rtd.com</a>) frequently for product updates, including newer versions of the board manual and application software.



## 8 Additional Information

## 8.1 PC/104 Specifications

A copy of the latest PC/104 specifications can be found on the webpage for the PC/104 Embedded Consortium:

www.pc104.org

## 8.2 PCI and PCI Express Specification

A copy of the latest PCI and PCI Express specifications can be found on the webpage for the PCI Special Interest Group:

www.pcisig.com



## 9 Limited Warranty

RTD Embedded Technologies, Inc. warrants the hardware and software products it manufactures and produces to be free from defects in materials and workmanship for one year following the date of shipment from RTD Embedded Technologies, Inc. This warranty is limited to the original purchaser of product and is not transferable.

During the one year warranty period, RTD Embedded Technologies will repair or replace, at its option, any defective products or parts at no additional charge, provided that the product is returned, shipping prepaid, to RTD Embedded Technologies. All replaced parts and products become the property of RTD Embedded Technologies. Before returning any product for repair, customers are required to contact the factory for a Return Material Authorization (RMA) number.

This limited warranty does not extend to any products which have been damaged as a result of accident, misuse, abuse (such as: use of incorrect input voltages, improper or insufficient ventilation, failure to follow the operating instructions that are provided by RTD Embedded Technologies, "acts of God" or other contingencies beyond the control of RTD Embedded Technologies), or as a result of service or modification by anyone other than RTD Embedded Technologies. Except as expressly set forth above, no other warranties are expressed or implied, including, but not limited to, any implied warranties of merchantability and fitness for a particular purpose, and RTD Embedded Technologies expressly disclaims all warranties not stated herein. All implied warranties, including implied warranties for merchantability and fitness for a particular purpose, are limited to the duration of this warranty. In the event the product is not free from defects as warranted above, the purchaser's sole remedy shall be repair or replacement as provided above. Under no circumstances will RTD Embedded Technologies be liable to the purchaser or any user for any damages, including any incidental or consequential damages, expenses, lost profits, lost savings, or other damages arising out of the use or inability to use the product.

Some states do not allow the exclusion or limitation of incidental or consequential damages for consumer products, and some states do not allow limitations on how long an implied warranty lasts, so the above limitations or exclusions may not apply to you.

This warranty gives you specific legal rights, and you may also have other rights which vary from state to state.

# **RTD Embedded Technologies, Inc.** 103 Innovation Boulevard

State College, PA 16803 USA Telephone: 814-234-8087 Fax: 814-234-5218

www.rtd.com

sales@rtd.com techsupport@rtd.com











