SAM3S Microcontroller Series Schematic Check List

1. Introduction

This Application Note is a schematic review check list for systems embedding Atmel's SAM3S series of ARM[®] Cortex[™]-M3, Thumb[®]2-based microcontrollers.

It gives requirements concerning the different pin connections that must be considered before starting any new board design and describes the minimum hardware resources required to quickly develop an application with the SAM3S Series. It does not consider PCB layout constraints.

It also gives advice regarding low-power design constraints to minimize power consumption.

This Application Note is not intended to be exhaustive. Its objective is to cover as many configurations of use as possible.

The Check List table has a column reserved for reviewing designers to verify that the line item has been checked.



AT91 ARM Thumb-based Microcontrollers

Application Note

11061A-ATARM-28-Jul-10





2. Associated Documentation

Before going further into this Application Note, it is strongly recommended to check the latest documents for the SAM3S Series Microcontrollers on Atmel's Web site.

Table 2-1 gives the associated documentation needed to support full understanding of this application note.

Table 2-1. Associated Documentation

| Information | Document Title |
|---|---|
| User Manual Electrical/Mechanical Characteristics Ordering Information Errata | SAM3S Series Product Datasheet |
| Internal architecture of processor Thumb2 instruction sets Embedded in-circuit-emulator | This part is integrated and formated according to the core integration in the SAM3S series. This information is fully detailed in the SAM3S Series Product Datasheet. Cortex-M3 Technical Reference Manual (available from ARM Ltd.) |
| Evaluation Kit User Guide | SAM3S-EK Evaluation Board User Guide |

3. Schematic Check List



| V | Signal Name | Recommended Pin Connection | Description |
|---|-------------|--|---|
| | VDDIN | 1.8V to 3.6V Decoupling/Filtering capacitor (10μF or higher ceramic capacitor) ⁽¹⁾⁽²⁾ | Powers the voltage regulator, ADC, DAC and Analog comparator power supply. |
| | VDDIO | 1.62V to 3.6V Decoupling/Filtering capacitors (100 nF and 2.2µF) ⁽¹⁾⁽²⁾ | Powers the peripheral I/Os, USB transceiver, Backup part, 32kHz crystal oscillator and oscillator pads. Decoupling/Filtering capacitors must be added to improve startup stability and reduce source voltage drop. Warning: At power-up VDDIO needs to reach 0.6V before VDDIN reaches 1.0V |
| | VDDOUT | Decoupling/Filtering capacitors (100 nF and 2.2µF) ⁽¹⁾⁽²⁾ | 1.8V Output of the main voltage regulator. Decoupling/Filtering capacitors must be added to guarantee stability. |





| V | Signal Name | Recommended Pin Connection | Description |
|---|-------------|---|---|
| | VDDCORE | Must be connected directly to VDDOUT pin. 1.62V to 1.95V Decoupling capacitor (100 nF) ⁽¹⁾⁽²⁾ | Power the Core, the embedded memories and the peripherals power supply. |
| | VDDPLL | 1.62V to 1.95V Decoupling capacitor (100 nF) ⁽¹⁾⁽²⁾ | Powers PLLA, PLLB, the Farst RC and the 3-20 MHz oscillator. |
| | GND | Ground | Ground pins GND are common to VDDIO, VDDPLL and VDDCORE |

Note: Restrictions

With Main Supply < 2.0 V, USB and ADC/DAC and Analog comparator are not usable.

With Main Supply \geq 2.0V and < 3V, USB is not usable.

With Main Supply \geq 3V, all peripherals are usable.



| Ŋ | Signal Name | Recommended Pin Connection | Description |
|---|-------------|---|---|
| | VDDIN | 1.8V to 3.6V Decoupling/Filtering capacitor (10μF or higher ceramic capacitor) ⁽¹⁾⁽²⁾ | Powers the voltage regulator, ADC, DAC and Analog comparator power supply. |
| | VDDIO | 1.62V to 3.6V Connected to Main Supply Decoupling/Filtering capacitors (100 nF and 2.2 μF) ⁽¹⁾⁽²⁾ | Powers the peripheral I/Os. Decoupling/Filtering capacitors must be added to improve startup stability and reduce source voltage drop. Warning: At power-up VDDIO needs to reach 0.6V before VDDIN reaches 1.0V |
| | VDDOUT | Decoupling/Filtering capacitors (100 nF and 2.2µF) ⁽¹⁾⁽²⁾ | 1.8V Output of the main voltage regulator. Decoupling/Filtering capacitors must be added to guarantee stability. |





| V | Signal Name | Recommended Pin Connection | Description |
|---|-------------|---|--|
| | VDDCORE | 1.62V to 1.95V Connected to VDDCORE Supply Decoupling capacitor (100 nF and 2.2µF) ⁽¹⁾⁽²⁾ | Core, embedded memories and peripherals power supply |
| | VDDPLL | 1.62V to 1.95V Connected to VDDCORE Supply Decoupling capacitor (100 nF and 2.2µF) ⁽¹⁾⁽²⁾ | Powers PLLA, PLLB, the Farst RC and the 3-20 MHz oscillator. |
| | GND | Ground | Ground pins GND are common to VDDIO, VDDPLL and VDDCORE |

Note: Restrictions

With Main Supply < 2.0 V, USB and ADC/DAC and Analog comparator are not usable.

With Main Supply \geq 2.0V and < 3V, USB is not usable.

With Main Supply \geq 3V, all peripherals are usable.



| V | Signal Name | Recommended Pin Connection | Description |
|---|-------------|--|---|
| | VDDIN | 1.8V to 3.6V Decoupling/Filtering capacitor (10µF or higher ceramic capacitor) ⁽¹⁾⁽²⁾ | Powers the voltage regulator. |
| | VDDIO | 1.62V to 3.6V Decoupling/Filtering capacitors (100 nF and 2.2 μF) ⁽¹⁾⁽²⁾ | Powers the peripheral I/Os. Decoupling/Filtering capacitors must be added to improve startup stability and reduce source voltage drop. Warning: At power-up VDDIO needs to reach 0.6V before VDDIN reaches 1.0V |
| | VDDOUT | Decoupling/Filtering capacitors (100 nF and 2.2µF) ⁽¹⁾⁽²⁾ | 1.8V Output of the main voltage regulator. |





| V | Signal Name | Recommended Pin Connection | Description |
|---|-------------|---|--|
| | VDDCORE | 1.62V to 1.95V Connected to VDDOUT Supply Decoupling capacitor (100 nF) ⁽¹⁾⁽²⁾ | Core, embedded memories and peripherals power supply |
| | VDDPLL | 1.62V to 1.95V Connected to VDDOUT Supply Decoupling capacitor (100 nF) ⁽¹⁾⁽²⁾ | Powers PLLA, PLLB, the Farst RC and the 3-20 MHz oscillator. |
| | GND | Ground | Ground pins GND are common to VDDIO, VDDPLL and VDDCORE |

Note: The two diodes provide a "switchover circuit" (for illustration purpose) between the backup battery and the main supply when the system is put in backup mode.

| V | Signal Name | Recommended Pin Connection | Description |
|---|---|---|--|
| | | Clock, Oscillator an | d PLL |
| | PB9/XIN PB8/XOUT Main Oscillator in Normal Mode | Crystals between 3 and 20 MHz Capacitors on XIN and XOUT (crystal load capacitance dependant) 1 kOhm resistor on XOUT only required for crystals with frequencies lower than 8 MHz. | Internal Equivalent Load Capacitance (C _L): $C_{L} = 9.5 \text{ pF}$ Crystal Load Capacitance, ESR, Drive Level and Shunt Capacitance to validate. $\int \int \int C_{L} \int C_{L} \int (AT915AM35) \int$ |
| | PB9/XIN PB8/XOUT Main Oscillator in Bypass Mode | PB9/XIN: external clock source PB8/XOUT: can be left unconnected or used as GPIO. | 1.62V to 3.6V Square wave signal (VDDIO)External Clock Source up to 50 MHz Duty Cycle: 45 to 55% By default, at startup the chip runs out of the Master Clock using the fast RC oscillator running at 4 MHz. |
| | 4/8/12MHz Fast Internal RC Oscillator | PB9/XIN and PB8/XOUT: can be left unconnected or used as GPIO | Powers up by VDDPLL 1.62V to 1.95V The output frequency is configurable through the PMC registers . The Fast RC oscillator is calibrated in production. The frequency can be trimmed by softtware Duty Cycle: 45 to 55% By default, at startup the chip runs out of the Master Clock using the fast RC oscillator running at 4 MHz. |





| V | Signal Name | Recommended Pin Connection | Description |
|---|--|--|--|
| | PA7/XIN32 PA8/XOUT32 32 kHz Crystal used | 32.768 kHz Crystal Capacitors on XIN32 and XOUT32 (crystal load capacitance dependent) | Internal parasistic capacitance $C_{para}=1pF$ Crystal Load Capacitance, ESR, Drive Level and Shunt Capacitance to validate. |
| | PA7/XIN32 PA8/XOUT32 32 kHz Oscillator in bypass mode | PA7/XIN32: external clock source PA8/XOUT32: can be left unconnectde or use a GPIO. | 1.62V to 3.6V Square wave signal (VDDIO) External Clock Source up to 44 kHz Duty Cycle: 45 to 55% By default at start-up the chip runs out of the embeded 32 kHz RC oscillator |

| V | Signal Name | Recommended Pin Connection | Description |
|---|-------------------------------------|---|--|
| | Serial Wire and JTAG ⁽³⁾ | | |
| | TCK/SWCLK/PB7 | Application dependant If debug mode is not required this pin can be use as GPIO | Reset State: - SWJ-DP Mode - Internal pull-up disabled - Schmitt Trigger enabled |
| | TMS/SWDIO/PB6 | Application dependant If debug mode is not required this pin can be use as GPIO | Reset State: - SWJ-DP Mode - Internal pull-up disabled - Schmitt Trigger enabled |
| | TDI/PB4 | Application dependant If debug mode is not required this pin can be use as GPIO | Reset State: - SWJ-DP Mode - Internal pull-up disabled - Schmitt Trigger enabled |
| | TDO/ TRACESWO/PB5 | Application dependant If debug mode is not required this pin can be use as GPIO | Reset State: - SWJ-DP Mode - Internal pull-up disabled - Schmitt Trigger enabled |
| | JTAGSEL | Application dependant. Must be tied to V _{VDDIO} to enter JTAG Boundary Scan. In harsh environments, It is strongly recommended to tie this pin to GND. | Permanent Internal pull-down resistor (15 kOhm). |
| | Flash Memory | | |
| | ERASE/PB12 | Application dependant. If hardware erase is not required this pin | Internal pull-down resistor (100kOhm). Must be tied to V _{VDDIO} to erase the General Purpose NVM bits (GPNVMx), the whole Flash content and the security |
| | | can be use as GPIO | Reset state: Erase Input, with a 100 kOhm Internal pull down and Schmitt trigger enabled Minimum debouncing time is 220 ms. |
| | | Reset/Test | |
| | NRST | Application dependant. Can be connected to a push button for hardware reset. | By default, the NRST pin is configured as an input Permanent internal pull-up resistor to V_{VDDIO} (15 kOhm). |
| | TST | TST pin can be left unconnected in normal mode To enter in FFPI mode TST pin must be tied to $V_{VDDIO.}$ In harsh environments, It is strongly recommended to tie this pin to GND. | Permanent internal pull-down resistor (15 kOhm). |





| M | Signal Name | Recommended Pin Connection | Description | |
|---|---------------|--|--|--|
| | PIO | | | |
| | PAx - PBx-PCx | Application Dependant (Pulled-up on V _{VDDIO}) | At reset, all PIOs are in IO or System IO mode with Schmitt trigger inputs and internal pull-up enabled. To reduce power consumption, if not used, the concerned PIO can be configured as an output and driven at '0' with internal pull up disabled | |
| | | Parallel Canture N | | |
| | | | Parallel Mode capture Data | |
| | | | Parallel Mode capture Clack | |
| | | | | |
| | PIODCEN1-2 | | Parallel Mode capture mode enable | |
| | | Analog Referen | Ce | |
| | ADVREF | 2.0V to V _{DDIO} (*) Decoupling capacitor(s). | ADVREF is a pure analog input. ADVREF is the voltage reference for the ADC,DAC and Analog comparator. | |
| | | (*)2.0V is used for 10-bit ADC resolution only. In other case the minimum ADVREF value is 2.4V. | To reduce power consumption, if analog features are not used, connect ADVREF to GND. | |
| | | 12-bit ADC | | |
| | AD0-AD14 | 0 to ADVREF. | ADC Channels | |
| | ADTRG | V _{DDIO} . | ADC External Trigger input | |
| | | 10-bit ADC ⁽⁴⁾ | | |
| | AD0-AD14 | 0 to ADVREF. | ADC Channels | |
| | ADTRG | V _{DDIO} . | ADC External Trigger input | |
| | | 12-bit DAC | | |
| | DAC0-DAC1 | 1/6* ADVREF to 5/6* ADVREF | | |
| | DACTRG | V _{DDIO} . | DAC External Trigger input | |
| | | USB Device (UD |)P) | |
| | DDP/PB10 | Application dependent ⁽³⁾ If USB device support is not required this pin can be use as GPIO | Reset State: - USB Mode - Internal Pull-down | |
| | DDM/PB11 | Application dependent ⁽³⁾ If USB device support is not required this pin can be use as GPIO | IReset State: - USB Mode - Internal Pull-down | |

| V | Signal Name | Recommended Pin Connection | Description |
|---|-------------|-----------------------------------|--|
| | | Static Memory Control | ler (SMC) |
| | D0-D15 | Application dependent. | Data Bus (D0 to D15) <u>Note:</u> Data bus lines are multiplexed with the PIOB controller. Their I/O line reset state is input with pull-up enabled. |
| | A0-A23 | Application dependent. | Address Bus (A0 to A23) <u>Note:</u> Data bus lines are multiplexed with the PIOB & PIOC controllers. Their I/O line reset state is input with pull-up enabled. |
| | NWAIT | Application dependent. | NWAIT pin is an active low input. <u>Note</u> : NWAIT is multiplexed with PC18. |

Notes: 1. These values are given only as a typical example.

2. Decoupling capacitors must be connected as close as possible to the microcontroller and on each concerned pin.



3. USB Device Typical connection: copy of Figure 37-2 of the Datasheet

Figure 37-2. Board Schematic to Interface Device Peripheral



4. Note that the ADC voltages in 10-bit mode resolution (ADC 12-bit in low resolution) can descend to 2.0V. Only one ADC is available on the SAM3S series.





4. SAM3S Boot Program Hardware Constraints

See AT91SAM Boot Program section of the SAM3S Series Datasheet for more details on the boot program.

4.1 SAM-BA Boot

The SAM-BA® Boot Assistant supports serial communication via the UART or USB device port:

- UART0 Hardware Requirements: none.
- USB Device Hardware Requirements:

External Crystal or External Clock⁽¹⁾ with frequency of:

- 11,289 MHz
- 12,000 MHz
- 16,000 MHz
- 18,432 MHz

Note: 1. Must be 2500 ppm and 1.8V Square Wave Signal

Table 4-1. Pins driven during SAM-BA Boot Program execution

| Peripheral | Pin | PIO Line |
|------------|------|----------|
| UART0 | URXD | PA9 |
| UART0 | UTXD | PA10 |

5. Revision History

Table 5-1.Revision History

| Doc. Rev | Date | Comments | Change Request Ref. |
|----------|-----------|-------------|------------------------|
| 11061A | 28-Jul-10 | First issue | |





Headquarters

Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131 USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

International

Atmel Asia Unit 1-5 & 16, 19/F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong, Kowloon Hong Kong Tel: (852) 2245-6100 Fax: (852) 2722-1369 Atmel Europe Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-Yvelines Cedex France Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11

Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Product Contact

Web Site

www.atmel.com www.atmel.com/AT91SAM **Technical Support** AT91SAM Support Atmel techincal support Sales Contacts www.atmel.com/contacts/

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.



© 2010 Atmel Corporation. All rights reserved. Atmel[®], Atmel logo, SAM-BA[®] and combinations thereof, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. ARM[®], the ARMPowered[®] Logo, Thumb[®], Cortex[™] and others are the registered trademarks or trademarks of ARM Ltd. Other terms and product names may be trademarks of others.