



# **VM1548C**

## **TTL I/O MODULE**

### **USER'S MANUAL**

**P/N: 82-0045-000**  
**Released June 15, 2010**

**VXI Technology, Inc.**

**2031 Main Street  
Irvine, CA 92614-6509  
(949) 955-1894**





# TABLE OF CONTENTS

## INTRODUCTION

Certification .....	6
Warranty .....	6
Limitation of Warranty .....	6
Restricted Rights Legend.....	6
Declaration of Conformity.....	7
Terms and Symbols .....	8
Warnings .....	8

## SECTION 1.....11

INTRODUCTION .....	11
Introduction .....	11
Features.....	12
Description .....	13
Programming and Data Access.....	13
VM1548 Specifications .....	15

## SECTION 2.....17

PREPARATION FOR USE.....	17
Installation .....	17
Calculating System Power and Cooling Requirements .....	17
Setting the Chassis Backplane Jumpers .....	17
Setting the Logical Address.....	18
Front Panel Interface Wiring .....	19

## SECTION 3.....21

PROGRAMMING.....	21
Introduction .....	21
Notation .....	22
EXAMPLES OF SCPI COMMANDS .....	23
TTLTRIG Circuit .....	23
Interrupt Circuit .....	24
Output Register Circuit.....	25
Input Register Circuit .....	26
Bi-directional Clock Circuit .....	27
APPLICATION EXAMPLES .....	28
Write Mode.....	28
Read Mode.....	30
Write/Read Mode .....	33
REGISTER ACCESS EXAMPLES .....	37
VXIPLUG&PLAY EXAMPLES .....	39

## SECTION 4.....45

COMMAND DICTIONARY .....	45
Introduction .....	45
Alphabetical Command Listing .....	45
Terminology .....	46
Command Dictionary.....	50
IEEE 488.2 COMMON COMMANDS .....	51
*CLS.....	51
*ESE.....	52
*ESR? .....	53
*IDN? .....	54

*OPC .....	55
*RST .....	56
*STB? .....	57
*TRG .....	58
*TST .....	59
*WAI .....	60
INSTRUMENT SPECIFIC SCPI COMMANDS.....	61
FORMat .....	61
INPut:REGister:POLarity .....	62
INPut:REGister:SOURce .....	63
INPut:TTLTrig .....	64
INPut:TTLTrig:STATE .....	65
OUTPut:CLOCK:ENABLE .....	66
OUTPut:CLOCK:POLarity .....	67
OUTPut:CLOCK:SOURce.....	68
OUTPut:REGister:POLarity .....	69
OUTPut:REGister:SOURce .....	70
OUTPut:TTLTrig .....	71
OUTPut:TTLTrig:POLarity .....	72
OUTPut:TTLTrig:SOURce .....	73
OUTPut:TTLTrig:STATE.....	74
READ? .....	75
READ? CLOCKS .....	76
READ? CONTrol .....	77
READ? ISENse .....	78
RESet:ISENse.....	79
SOURce:DATA .....	80
SOURce:DATA:ENABLE .....	81
SOURce:DATA:POLarity .....	82
STATus:INTerrupt:ENABLE .....	83
STATus:INTerrupt:NTRansition.....	84
STATus:INTerrupt:PTRansition .....	85
TRIGger:SEquence:IMMediate .....	86
SCPI REQUIRED COMMANDS.....	87
STATus:OPERation? .....	87
STATus:OPERation:CONDition?.....	88
STATus:OPERation:ENABLE.....	89
STATus:PRESet .....	90
STATus:QUEStionable:CONDition?.....	91
STATus:QUEStionable:ENABLE .....	92
STATus:QUEStionable:EVENT?.....	93
SYSTem:ERRor? .....	94
SYSTem:VERSion? .....	95
<b>SECTION 5.....</b>	<b>97</b>
THEORY OF OPERATION.....	97
Introduction .....	97
VXI INTERFACE.....	98
Device Transfers (Write Mode).....	98
Direction .....	98
Clock Enable .....	98
Data Load .....	99
Device Triggering (TTL Input Trigger) .....	100
Trigger Decode.....	100
Trigger Select .....	100
Device Transfers (Read Mode).....	102
Direction .....	102

Clock Enable ..... 102

Latch Data ..... 103

Read Data ..... 104

**INDEX..... 105**

## **CERTIFICATION**

VXI Technology, Inc. (VTI) certifies that this product met its published specifications at the time of shipment from the factory. VTI further certifies that its calibration measurements are traceable to the United States National Institute of Standards and Technology (formerly National Bureau of Standards), to the extent allowed by that organization's calibration facility, and to the calibration facilities of other International Standards Organization members.

## **WARRANTY**

The product referred to herein is warranted against defects in material and workmanship for a period of three years from the receipt date of the product at customer's facility. The sole and exclusive remedy for breach of any warranty concerning these goods shall be repair or replacement of defective parts, or a refund of the purchase price, to be determined at the option of VTI.

For warranty service or repair, this product must be returned to a VXI Technology authorized service center. The product shall be shipped prepaid to VTI and VTI shall prepay all returns of the product to the buyer. However, the buyer shall pay all shipping charges, duties, and taxes for products returned to VTI from another country.

VTI warrants that its software and firmware designated by VTI for use with a product will execute its programming when properly installed on that product. VTI does not however warrant that the operation of the product, or software, or firmware will be uninterrupted or error free.

## **LIMITATION OF WARRANTY**

The warranty shall not apply to defects resulting from improper or inadequate maintenance by the buyer, buyer-supplied products or interfacing, unauthorized modification or misuse, operation outside the environmental specifications for the product, or improper site preparation or maintenance.

VXI Technology, Inc. shall not be liable for injury to property other than the goods themselves. Other than the limited warranty stated above, VXI Technology, Inc. makes no other warranties, express or implied, with respect to the quality of product beyond the description of the goods on the face of the contract. VTI specifically disclaims the implied warranties of merchantability and fitness for a particular purpose.

## **RESTRICTED RIGHTS LEGEND**

Use, duplication, or disclosure by the Government is subject to restrictions as set forth in subdivision (b)(3)(ii) of the Rights in Technical Data and Computer Software clause in DFARS 252.227-7013.

VXI Technology, Inc.  
2031 Main Street  
Irvine, CA 92614-6509 U.S.A.

## DECLARATION OF CONFORMITY

Declaration of Conformity According to ISO/IEC Guide 22 and EN 45014

<b>MANUFACTURER'S NAME</b>	VXI Technology, Inc.
<b>MANUFACTURER'S ADDRESS</b>	2031 Main Street Irvine, California 92614-6509
<b>PRODUCT NAME</b>	TTL I/O Module
<b>MODEL NUMBER(S)</b>	VM1548C
<b>PRODUCT OPTIONS</b>	All
<b>PRODUCT CONFIGURATIONS</b>	All

*VXI Technology, Inc. declares that the aforementioned product conforms to the requirements of the Low Voltage Directive 73/23/EEC and the EMC Directive 89/366/EEC (inclusive 93/68/EEC) and carries the "CE" mark accordingly. The product has been designed and manufactured according to the following specifications:*

<b>SAFETY</b>	EN61010 (2001)
<b>EMC</b>	EN61326 (1997 w/A1:98) Class A CISPR 22 (1997) Class A VCCI (April 2000) Class A ICES-003 Class A (ANSI C63.4 1992) AS/NZS 3548 (w/A1 & A2:97) Class A FCC Part 15 Subpart B Class A EN 61010-1:2001

The product was installed into a C-size VXI mainframe chassis and tested in a typical configuration.

*I hereby declare that the aforementioned product has been designed to be in compliance with the relevant sections of the specifications listed above as well as complying with all essential requirements of the Low Voltage Directive.*

**July 2007**



A handwritten signature in black ink, appearing to read 'Steve Mauga'.

**Steve Mauga, QA Manager**

---

## GENERAL SAFETY INSTRUCTIONS

---

Review the following safety precautions to avoid bodily injury and/or damage to the product. These precautions must be observed during all phases of operation or service of this product. Failure to comply with these precautions, or with specific warnings elsewhere in this manual, violates safety standards of design, manufacture, and intended use of the product.

*Service should only be performed by qualified personnel.*

### TERMS AND SYMBOLS


These terms may appear in this manual:

<b>WARNING</b>	Indicates that a procedure or condition may cause bodily injury or death.
<b>CAUTION</b>	Indicates that a procedure or condition could possibly cause damage to equipment or loss of data.

These symbols may appear on the product:



**ATTENTION** - Important safety instructions



Frame or chassis ground



Indicates that the product was manufactured after August 13, 2005. This mark is placed in accordance with *EN 50419, Marking of electrical and electronic equipment in accordance with Article 11(2) of Directive 2002/96/EC (WEEE)*. End-of-life product can be returned to VTI by obtaining an RMA number. Fees for take-back and recycling will apply if not prohibited by national law.

### WARNINGS

Follow these precautions to avoid injury or damage to the product:

<b>Use Proper Power Cord</b>	To avoid hazard, only use the power cord specified for this product.
<b>Use Proper Power Source</b>	To avoid electrical overload, electric shock, or fire hazard, do not use a power source that applies other than the specified voltage.
<b>Use Proper Fuse</b>	To avoid fire hazard, only use the type and rating fuse specified for this product.



## WARNINGS (CONT.)

### Avoid Electric Shock

To avoid electric shock or fire hazard, do not operate this product with the covers removed. Do not connect or disconnect any cable, probes, test leads, etc. while they are connected to a voltage source. Remove all power and unplug unit before performing any service. ***Service should only be performed by qualified personnel.***

### Ground the Product

This product is grounded through the grounding conductor of the power cord. To avoid electric shock, the grounding conductor must be connected to earth ground.

### Operating Conditions

To avoid injury, electric shock or fire hazard:

- Do not operate in wet or damp conditions.
- Do not operate in an explosive atmosphere.
- Operate or store only in specified temperature range.
- Provide proper clearance for product ventilation to prevent overheating.
- DO NOT operate if any damage to this product is suspected. ***Product should be inspected or serviced only by qualified personnel.***

### Improper Use



The operator of this instrument is advised that if the equipment is used in a manner not specified in this manual, the protection provided by the equipment may be impaired. Conformity is checked by inspection.

---

## SUPPORT RESOURCES

---

Support resources for this product are available on the Internet and at VXI Technology customer support centers.

### **VXI Technology World Headquarters**

VXI Technology, Inc.  
2031 Main Street  
Irvine, CA 92614-6509

Phone: (949) 955-1894  
Fax: (949) 955-3041

### **VXI Technology Cleveland Instrument Division**

5425 Warner Road  
Suite 13  
Valley View, OH 44125

Phone: (216) 447-8950  
Fax: (216) 447-8951

### **VXI Technology Lake Stevens Instrument Division**

VXI Technology, Inc.  
1924 - 203 Bickford  
Snohomish, WA 98290

Phone: (425) 212-2285  
Fax: (425) 212-2289

### **Technical Support**

Phone: (949) 955-1894  
Fax: (949) 955-3041  
E-mail: [support@vxitech.com](mailto:support@vxitech.com)



---

Visit <http://www.vxitech.com> for worldwide support sites and service plan information.

---

# SECTION 1

## INTRODUCTION

### INTRODUCTION

The VM1548C is a high-performance I/O module that has been designed for high data throughput and flexibility of configuration. The instrument uses the message-based word serial interface for programming and data movement as well as allowing direct register access for very high-speed data input and retrieval. The VM1548C command set conforms to the SCPI standard for consistency and ease of programming.

The VM1548C is a member of the VXI Technology VMIP™ (*VXI Modular Instrumentation Platform*) family and is available as a 48-, 96-, or 144-channel, singlewide VXIbus instrument. Figure 1-1 and Figure 1-2 show the 144-channel version of the VM1548C. The 96-channel version would not have J200 and its associated LED's and nomenclature while the 48-channel version would eliminate J202 as well. In addition to these three standard configurations, the VM1548C may be combined with any of the other members of the VMIP family to form a customized and highly integrated instrument (see Figure 1-1). This allows the user to reduce system size and cost by combining the VM1548C with two other instrument functions in a single wide, C-size VXIbus module.





FIGURE 1-1: VMIP™ PLATFORM



Regardless of whether the VM1548C is configured with other VM1548C modules or with other VMIP modules, each group of 48 channels is treated as an independent instrument in the VXIbus chassis and as such, each group has its own FAIL/POWER and ACCESS/ERROR indicators.

## FEATURES

- 48 channels, 6 groups of 8 bits. Up to 144 channels in a single C-size card.
- Group-wise programmable, as an input or an output, through user TTL input or VXI A16 registers.
- Group-wise programmable polarity through VXI A16 registers as an active high or low.
- Input: 0 V to 60 V,  $V_{IN(high)} \geq 2.0$  V,  $V_{IN(low)} \leq 1.5$  V, input impedance  $\geq 65$  k $\Omega$ .
- Output: Open collector (N-DMOS), 0 V to 60 V, up to 300 mA continuous with over-voltage and over-current protection.
- Data throughput: 5  $\mu$ s typical system speeds, 200 kilobytes (kB) per second using D8 access, 400 kB per second using D16 access.
- Data Input/Output Clock Sources: For each group, from Front Panel clock input, VXI TTL Trigger lines, or word serial event (command).
- Capture clock edge programmable as rising edge or falling edge.
- ASCII, Hex, Octal, and Binary data output types.
- Message or Register based data access.
- SCPI compatible.

FIGURE 1-2: FRONT PANEL LAYOUT

## DESCRIPTION

The VM1548C Open Collector Digital I/O module is a high performance I/O module that has been designed for high voltage, current, and data throughput. The instrument uses the message-based word serial interface for programming and data movement as well as allowing direct register access for very high-speed.

The VM1548C provide 48 open-collector digital I/O line that are configurable as input or output in six groups of eight channels each. The module can drive up to 60 V with sink current of up to 300 mA per channel. Each group of 8 bits can be configured as an input or an output under program control. The VM1548C has the flexibility to source the input and output clocks from either the front panel (one input per group of 8 bits), the backplane TTL Trigger bus or via a word serial command. By using the appropriate clocking sources, very large numbers of channels may be synchronized to collect or present data to a UUT (unit under test).

Each clock input is internally pulled to a logic high level and has a RC termination network to reduce multiple clocking due to line ringing. The RC network consists of a 120  $\Omega$  resistor in series with a 100 pF capacitor, giving a time constant of 12 ns.

The VM1548C can be combined with any member of the VMIP family to form a customized and highly integrated instrument.

## PROGRAMMING AND DATA ACCESS

The data may be read or loaded by one of two different methods:

**Word Serial Message-based Data Access:** In this mode, the input or output data and all other functions are accessed via the VXI message-based interface. Commands are sent to set the I/O ports as well as to initiate functions such as triggering an update or to query a port's input state. This data access method is very clean from a programming perspective, but it is also the slowest of the data access modes.

**Register-Based Data Access:** This mode offers the fastest throughput. The I/O ports are directly mapped into the VXI user definable registers. Data access occurs in approximately 500 ns, depending on the controller and software used.




FIGURE 1-3: VM1548C MODULE BLOCK DIAGRAM

## VM1548 SPECIFICATIONS

GENERAL SPECIFICATIONS	
<b>NUMBER OF CHANNELS</b>	
VM1548C-1	48, 6 groups of 8 bits
VM1548C-2	96, 12 groups of 8 bits
VM1548C-3	144, 18 groups of 8 bits
<b>DIRECTION</b>	
	bi-directional
<b>DATA THROUGHPUT</b>	
	5 $\mu$ s typical system (500 $\mu$ s register cycle time)
	200 kB/s using D8 access
	400 kB/s using D16 access
<b>PHYSICAL INTERFACE</b>	
	N channel DMOS transistor (TPIC2601KTC) with a current protection circuit on the output side, and a voltage divider and voltage comparator on the input side
<b>CHANNEL INPUT CHARACTERISTICS</b>	
$V_{IN(high)}$	$\geq 2.0$ V
$V_{IN(low)}$	$\leq 1.5$ V
$V_{IN(max)}$	$\leq 60$ V
<b>Input Impedance</b>	$\geq 65$ k $\Omega$
<b>CHANNEL OUTPUT CHARACTERISTICS</b>	
$V_{OUT(max)}$	$\leq 60$ V
<b>Current Sink (Max.)</b>	$\leq 300$ mA
<b>Switch On Time</b>	$\leq 1$ $\mu$ s
<b>CLOCK AND CONTROL INPUT CHARACTERISTICS</b>	
$V_{IN(high)}$	$> 2.0$ V
$V_{IN(low)}$	$< 0.8$ V
<b>Current In (<math>V_{IN} = 5.0</math> V)</b>	$< 10$ $\mu$ A
<b>DATA INPUT CLOCK SOURCES</b>	
	6 front panel
	TTL trigger bus (0 - 7)
	word serial command
<b>TTL TRIGGER OUTPUT SOURCES</b>	
	Front Panel Clock inputs (0 - 5)
<b>CLOCKED INPUT DATA SETUP</b>	
	$\geq 2$ $\mu$ s
<b>CLOCKED INPUT DATA HOLD</b>	
	$\geq 0$
<b>CLOCKED DATA OUTPUT SKEW</b>	
	$\leq 2$ $\mu$ s
<b>POWER REQUIREMENTS</b>	
	+5 V @ 864 mA, +12 V @ 60 mA
<b>COOLING REQUIREMENTS</b>	
VM1548C-1	0.4 L/s
VM1548C-2	0.8 L/s
VM1548C-3	1.2 L/s





# SECTION 2

---

## PREPARATION FOR USE

---

### INSTALLATION

When the VM1548C is unpacked from its shipping carton, the contents should include the following items:

- (1) VM1548C VXIbus module
- (1) VM1548C Open Collector Digital I/O Module User's Manual (this manual)

All components should be immediately inspected for damage upon receipt of the unit.

Once the VM1548C is assessed to be in good condition, it may be installed into an appropriate C-size or D-size VXIbus chassis in any slot other than slot 0. The chassis should be checked to ensure that it is capable of providing adequate power and cooling for the VM1548C. Once the chassis is found to be adequate, the VM1548C's logical address and the chassis' backplane jumpers should be configured prior to the VM1548C's installation.

### CALCULATING SYSTEM POWER AND COOLING REQUIREMENTS

The power and cooling requirements of the VM4018 are given in the Specifications section of Section 1 in this manual. It is imperative that the chassis provide adequate power and cooling for this module. Referring to the chassis User's Manual, confirm that the power budget for the system (the chassis and all modules installed therein) is not exceeded and that the cooling system can provide adequate airflow at the specified backpressure.



It should be noted that if the chassis cannot provide adequate power to the module, the instrument might not perform to specification or possibly not operate at all. In addition, if adequate cooling is not provided, the reliability of the instrument will be jeopardized and permanent damage may occur. Damage found to have occurred due to inadequate cooling will void the warranty on the instrument in question.

### SETTING THE CHASSIS BACKPLANE JUMPERS

Please refer to the chassis User's Manual for further details on setting the backplane jumpers.

SETTING THE LOGICAL ADDRESS

The logical address of the VM1548C is set by a single 8-position DIP switch located near the module’s backplane connectors (this is the only switch on the module). The switch is labeled with positions 1 through 8 and with an ON position. A switch pushed toward the ON legend will signify a logic 1; switches pushed away from the ON legend will signify a logic 0. The switch located at position 1 is the least significant bit while the switch located at position 8 is the most significant bit. See Figure 2-1 for examples of setting the logical address switch.




FIGURE 2-1: LOGICAL ADDRESS SWITCH SETTING EXAMPLES

The VMIP may contain three separate instruments and will allocate logical addresses as required by the VXIbus specification (revisions 1.3 and 1.4). The logical address of the instrument is set on the VMIP carrier. The VMIP logical addresses must be set to an even multiple of 4 unless dynamic addressing is used. Switch positions 1 and 2 must always be set to the OFF position. Therefore, only addresses of 4, 8, 12, 16, ...252 are allowed. The address switch should be set for one of these legal addresses and the address for the second instrument (the instrument in the center position) will automatically be set to the switch set address plus one; while the third instrument (the instrument in the lowest position) will automatically be set to the switch set address plus two. If dynamic address configuration is desired, the address switch should be set for a value of 255 (All switches set to ON). Upon power-up, the slot 0 resource manager will assign the first available logical addresses to each instrument in the VMIP module.

If dynamic address configuration is desired, the address switch should be set for a value of 255. Upon power-up, the slot 0 resource manager will assign logical addresses to each instrument in the VMIP module.

## FRONT PANEL INTERFACE WIRING

The VM1548C's module interface is made available on the front panel of the instrument. The 48-channel version (VM1548C-1) will have J201, which contains all signals for this instrument. The 96-channel version (VM1548C-2) will have J201 and J202 provided, while the 144-channel version (VM1548C-3) will have J200, J201 and J202. The wiring for each of these connectors is identical and since each group of 48 channels is treated as a separate instrument, the module will have three Channel 1s, three Channel 2s, three Channel 3s, etc.

The connector used in the VM1548C is a readily available 68-pin high-density type commonly known as a 68-pin version of the SCSI 2 connector. The mating connector is an IDC (Insulation Displacement Connector) component and is available from a variety of sources. The connector attaches to two 34-conductor 0.050 centers ribbon cable, and the pin out has been selected to allow for using the twisted pair type of ribbon cable. Some manufacturers also allow the use of discrete 30 gauge stranded wires.

**TABLE 2-1: J200, J201 AND J202 PIN OUTS**

PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
1	GND	18	DATA1.5	35	GND	52	DATA4.5
2	DATA0.0	19	DATA1.6	36	DATA3.0	53	DATA4.6
3	DATA0.1	20	DATA1.7	37	DATA3.1	54	DATA4.7
4	DATA0.2	21	I/O*1	38	DATA3.2	55	I/O*4
5	DATA0.3	22	CLK1	39	DATA3.3	56	CLK4
6	DATA0.4	23	GND	40	DATA3.4	57	GND
7	DATA0.5	24	DATA2.0	41	DATA3.5	58	DATA5.0
8	DATA0.6	25	DATA2.1	42	DATA3.6	59	DATA5.1
9	DATA0.7	26	DATA2.2	43	DATA3.7	60	DATA5.2
10	I/O*0	27	DATA2.3	44	I/O*3	61	DATA5.3
11	CLK0	28	DATA2.4	45	CLK3	62	DATA5.4
12	GND	29	DATA2.5	46	GND	63	DATA5.5
13	DATA1.0	30	DATA2.6	47	DATA4.0	64	DATA5.6
14	DATA1.1	31	DATA2.7	48	DATA4.1	65	DATA5.7
15	DATA1.2	32	I/O*2	49	DATA4.2	66	I/O*5
16	DATA1.3	33	CLK2	50	DATA4.3	67	CLK5
17	DATA1.4	34	GND	51	DATA4.4	68	GND

The mating connector to J200, J201 or J202 is available from the following companies:


**AMP Inc.**

P/N 749621-6	Connector (assembled termination cover)
P/N 749111-7	Connector (unassembled termination cover)
P/N 749204-2	Backshell (straight)
P/N: 749204-2	Backshell (angled at 75°)

**Circuit Assembly**

P/N CA-68NDP-12GT	Connector
P/N CA-68NDBS-1M	Backshell
P/N DG01	Catalog covering this series of connectors

The pin locations for J200, J201, and J202 are shown in Figure 2-2.



**FIGURE 2-2: J200, J201, AND J202 PIN LOCATIONS**

# SECTION 3

## PROGRAMMING

### INTRODUCTION

The VM1548C is a VXIbus message-based device whose command set is compliant with the Standard Command for Programmable Instruments (SCPI) programming language.

All module commands are sent over the VXIbus backplane to the module. Commands may be in upper, lower, or mixed case. All numbers are sent in ASCII decimal unless otherwise noted.

The module recognizes SCPI commands. SCPI is a tree-structured language based on IEEE-STD-488.2 Specifications. It utilizes the IEEE-STD-488.2 Standard command, and the device dependent commands are structured to allow multiple branches off the same trunk to be used without repeating the trunk. To use this facility, terminate each branch with a semicolon.

*See the Standard Command for Programmable Instruments (SCPI) Manual, Volume 1: Syntax & Style, Section 6, for more information.*

The SCPI commands are listed in upper and lower case. Character case is used to indicate different forms of the same command. Keywords can have both a short form and a long form (some commands only have one form). The short form uses just the keyword characters in uppercase. The long form uses the keyword characters in uppercase plus the keyword characters in lowercase. Either form is acceptable. Note that there are no intermediate forms. All characters of the short form or all characters of the long form must be used. Short forms and long forms may be freely intermixed. The actual commands sent can be in upper case, lower case, or mixed case (case is only used to distinguish short and long form for the user). As an example, these commands are all correct and all have the same effect:

```
TRIGger:SEquence:IMMediate
trigger:sequence:immediate
TRIGGER:SEQUENCE:IMMEDIATE
TRIG:SESequence:IMMediate
TRIG:SEQ:IMMediate
TRIG:SEQ:IMM
trig:seq:IMM
trig:seq:imm
```

The following command is **not** correct because it uses part of the long form of **TRIGger**, but not all the characters of the long form:

**trigg:seq:imm** (incorrect syntax - extra "g"- only trig or trigger is correct)

All of the SCPI commands also have a query form unless otherwise noted. Query forms contain a question mark (?). The query form allows the system to ask what the current setting of a parameter is. The query form of the command generally replaces the parameter with a question mark (?). Query responses do not include the command header. This means only the parameter is returned: no part of the command or "question" is returned.

## NOTATION

Keywords or parameters enclosed in square brackets ( [ ] ) are optional. If the optional part is a keyword, the keyword can be included or left out. Omitting an optional parameter will cause its default to be used.

Parameters are enclosed by angle brackets ( < > ). Braces ( { } ), or curly brackets, are used to enclose one or more parameters that may be included zero or more times. A vertical bar ( | ), read as "or", is used to separate parameter alternatives.

---

## EXAMPLES OF SCPI COMMANDS

---

### TTLTRIG CIRCUIT

A multiplexer is used to select 1 of 8 different sources as TTLTRIG. The signal is selected using the following SCPI command:

```
OUTPut:TTLTrig:SOURce <source>
```

*Where <source> refers to one of the EXTERNAL CLK lines (CLK0-5), IMMEDIATE or NONE.*

The selected signal is called GLOBAL (TRIGOUT) and after a polarity control, it is called TTLTRIGGER, which is presented on the VXibus as the selected TTLTRIG0-7. The specific TTLTRIG line is selected using the following SCPI command:

```
OUTPut:TTLTrig <n>
```

*Where <n> refers to one of the 8 TTLTRIG lines.*

The TTLTRIGGER is enabled or disabled using the following SCPI command:

```
OUTPut:TTLTrig:STATe ON
OUTPut:TTLTrig:STATe OFF
```

*Enables the Trigger*  
*Disables the Trigger*

The following is an example of how to produce CLK2 as TTLTRIG4 to the backplane:

```
OUTPut:TTLTrig:STATe ON
OUTPut:TTLTrig:POLarity NORMal
OUTPut:TTLTrig 4
OUTPut:TTLTrig:SOURce EXTERNAL2
```

If CLK2 is a logic low level, then the following SCPI command would allow a logic high level on the backplane.

```
OUTPut:TTLTrig:POLarity INVERT
```

*TTLTRIG 4 will not pull the line low*

Likewise, continuing with this example, the following command would produce a logic low level on the backplane.

```
OUTPut:TTLTrig:POLarity NORMal
```

*TTLTRIG 4 will pull the line low*

## INTERRUPT CIRCUIT

This section deals with the interrupt circuit. The VM1548C has the capability to interrupt the slot 0 controller via the VMIP with either a high going edge or with a low going edge of the IRQ\* signal. The timing and control circuitry can select one of the six EXTERNAL clocks, GLOBAL (TRIGOUT) or NONE as the interrupt trigger. The interrupt is selected and enabled using the following SCPI command:

```
STATUS:INTerrupt:ENABLE <source>
```

*Where <source> is EXTERNAL0-5, GLOBAL or NONE*

The following SCPI command will trigger the status interrupt on a positive edge:

```
STATUS:INTerrupt:PTRansition ON
```

The following SCPI command will trigger the status interrupt on a negative edge:

```
STATUS:INTerrupt:NTRansition ON
```

### EXAMPLES

To use GLOBAL (TRIGOUT) out as the status interrupt trigger, the following SCPI command would be issued:

```
STATUS:INTerrupt:ENABLE GLOBAL
```

To trigger the status interrupt from a negative going edge external clock source from port 3, the following SCPI commands would be issued:

```
STATUS:INTerrupt:ENABLE EXTERNAL3
STATUS:INTerrupt:NTRansition ON
```

To trigger the status interrupt from a negative edge going external clock source from port 1, the following SCPI commands would be issued:

```
STATUS:INTerrupt:ENABLE EXTERNAL1
STATUS:INTerrupt:NTRansition ON
```



## OUTPUT REGISTER CIRCUIT

This section refers to the bi-directional port when configured as an output. The SCPI command used to configure a port as an output is:

```
SOURce:DATA:ENABle <port #> ON
```

The port is programmable to allow the data to be transparent or clocked. If the port is clocked, there are several choices for the clock source. The method for selecting clocked mode and the source of the clock is done with one SCPI command.

```
OUTPut:REGister:SOURce <port #> <source>
```

*Where <port> is 1 of 6 data registers and <source> is EXTERNAL, TTLTRIG, GLOBAL (TRIGOUT) or IMMEDIATE*

The method for selecting transparent mode is:

```
OUTPut:REGister:SOURce <port #> NONE
```

*Where <port> is 1 of 6 data registers and NONE means this data register is transparent*

### EXAMPLES

The following SCPI commands will clock the number 205 out of port #5 using the IMMEDIATE pulse.

```
SOURce:DATA:ENABle 5 ON
OUTPut:REGister:SOURce 5 IMMEDIATE
SOURce:DATA 5 205
TRIGger:SEQuence:IMMediate
```

*This provides a rising edge clock*

The following is an example of writing to a port operating in transparent mode. This method requires no clock edge for the data to be presented on the external connector.

```
SOURce:DATA:ENABle 5 ON
OUTPut:REGister:SOURce 5 NONE
SOURce:DATA 5 205
```

*205 Immediately appears on the External Connector*

The following example selects the external CLK5 line to clock the data port. In this example, it is assumed the external CLK5 signal is a steady logic low and the clock edge is produced by toggling the clock polarity.

```
SOURce:DATA:ENABle 5 ON
OUTPut:REGister:SOURce 5 EXTERNAL
OUTPut:REGister:POLarity 5 NORMAL
SOURce:DATA 5 205
OUTPut:REGister:POLarity 5 INVERT
```

*This provides a rising edge clock*

## INPUT REGISTER CIRCUIT

This section refers to the bi-directional port when configured as an input. The SCPI command used to configure a port as an input is:

```
SOURce:DATA:ENABle <port #> OFF
```

The port is programmable to allow the data to be transparent or clocked. If the port is clocked, there are several choices for the clock source. The method for selecting clocked mode and the source of the clock is done with one SCPI command.

```
INPut:REGister:SOURce <port #> <source>
```

*Where <port> is 1 of 6 data registers and <source> is EXTERNAL, TTLTRIG, GLOBAL (TRIGOUT) or IMMEDIATE*

Regardless of the port's input mode, note that data inputs to the module do not contain pull-up or down-biasing resistors. As such, if the user does not provide either active or passive biasing of the data inputs, a read of the port may result in either a "1" or a "0" being read from the data inputs.

The method for selecting transparent mode is:

```
INPut:REGister:SOURce <port #> NONE
```

*Where <port> is 1 of 6 data registers and NONE means this data register is transparent*

### EXAMPLES

The following SCPI commands will clock the data in on port #3 using the IMMEDIATE pulse.

```
SOURce:DATA:ENABle 3 OFF
INPut:REGister:SOURce 3 IMMEDIATE
TRIGger:SEQuence:IMMediate
FORMat ASCII
READ? 3
```

*This provides a rising edge clock*

*Example of read value is 255*

The following is an example of reading from a port operating in transparent mode. This method requires no clock edge for the data to be available.

```
SOURce:DATA:ENABle 5 OFF
INPut:REGister:SOURce 5 NONE
FORMat BINARY
READ? 5
```

*Example of read value is #B1111111*

*The data presented on the external connector is what will be read*

The following example selects the external CLK3 line to clock the data port. In this example, it is assumed the external CLK3 signal is a steady logic low and the clock edge is produced by toggling the clock polarity.

```
SOURce:DATA:ENABle 3 OFF
INPut:REGister:SOURce 3 EXTERNAL
INPut:REGister:POLarity 3 NORMAL
INPut:REGister:POLarity 3 INVERT
FORMat HEX
READ? 3
```

*This provides a rising edge clock*

*Example of read value is #HFF*

## BI-DIRECTIONAL CLOCK CIRCUIT

There are six independent bi-directional clock circuits connected to the 68-pin external connector. Each clock is associated with one of the 6 ports previously described. Therefore, <port #> terminology is used to refer to a specific clock. When the circuit is configured as an output, the clock signal will be sourced by the module. When the circuit is configured as an input, the clock signal is sourced by the UUT. This clock (CLK0-5) may be used for many different purposes: a trigger source; selections for the interrupt trigger; a port's input clock; a port's output clock.

The following SCPI command configures the clock line as an output:

```
OUTPut:CLock:ENABle ON
```

The following SCPI command configures the clock line as an input:

```
OUTPut:CLock:ENABle OFF
```

When the circuit is operating as an output, the clock source is selectable using the following SCPI command.

```
OUTPut:CLock:SOURce <port #> <source>
```

*Where <source> is TTLTRIG,  
IMMEDIATE, GLOBAL  
(TRIGOUT) or NONE*

The polarity of the output clock signal is controlled with the following SCPI command.

```
OUTPut:CLock:POLarity <edge>
```

*Where <edge> is NORMAL or  
INVERT*

### EXAMPLES

To drive TRIGIN out as CLK1 on the external connector, the following SCPI commands would be issued.

```
OUTPut:CLock:ENABle 1 ON
OUTPut:CLock:SOURce TTLTRIG
```

To drive TRIGOUT out as CLK3 on the external connector, the following SCPI commands would be issued:

```
OUTPut:CLock:ENABle 3 ON
OUTPut:CLock:SOURce GLOBAL
```

To drive IMMEDIATE out as CLK5 on the external connector, the following SCPI commands would be issued:

```
OUTPut:CLock:ENABle 5 ON
OUTPut:CLock:SOURce IMMEDIATE
```

To select no clock, the NONE parameter is used. This will always be a logic level low.

```
OUTPut:CLock:ENABle 5 ON
OUTPut:CLock:SOURce NONE
```

---

## APPLICATION EXAMPLES

---

This section contains examples of using SCPI command strings for programming the VM1548C module. The code is functional and will contain a brief description and block diagram of the operation.

### WRITE MODE

In this example the VM1548C will be set up prior to receiving the UUT generated clock edge. The VM1548C will output one (1) 16-bit binary word to the UUT from ports 0 and 1.

#### COMMANDS

OUTP:CLOC:ENAB 0 0

OUTP:CLOC:ENAB 1 0

OUTP:REG:SOUR 0 EXT

OUTP:REG:SOUR 1 EXT

SOUR:DATA:ENAB 0 1

STAT:INT:ENAB EXT0

STAT:INT:PTR ON

SOUR:DATA 0 48

SOUR:DATA:ENAB 1 1

SOUR:DATA 1 15

#### DESCRIPTION

*Disables port 0 clock from driving front panel connector and enables this line as the clock input to port 0.*

*Same as previous command except for port 1.*

*Selects port 0 input clock (CLK0) as method of triggering.*

*Same as previous command except for port 1.*

*Selects and enables port 0 to write data to the UUT.*

*Set the interrupt trigger source as the port 0 clock.*

*Set the interrupt trigger source to the positive edge.*

*Writes “48” data to port 0 for subsequent transfer to the UUT.*

*Selects and enables port 1 to write data to the UUT.*

*Writes “15” data to port 1 for subsequent transfer to the UUT.*

Figure 3-1 and the description that follows illustrates the function of each of the commands above.




FIGURE 3-1: OUTPUT BLOCK DIAGRAM

**OUTP:CLOC:ENAB 0 0** and **OUTP:CLOC:ENAB 1 0** commands inform the timing and control circuitry that the front panel clock lines are used as inputs. This allows the UUT to furnish the clock source when ready to receive data.

The **OUTP:REG:SOUR 0 EXT** and the **OUTP:REG:SOUR 1 EXT** commands select the external clock input as the trigger method to output data to the UUT. When these commands are received the VM1548C timing and control circuitry will generate the PORTENA\* signal to the port decoder. The port decoder then clocks the write clock enable latch selecting the CLKOUTENA. The CLKOUTENA signals are applied to the I/O data and word buffers enabling the output clock line. The **SOUR:DATA:ENAB 0 1** and **SOUR:DATA 0 48** command enables port 0 for a write and latches the data into the I/O word buffer respectively.

The VM1548C timing and control circuitry generates the PORTENA\* signal to the port decoder. This decoder in turn clocks the direction latch selecting the OUTENA. This signal is OR'ed with the external I/O direction signal from the UUT. The result is referred to as IN\*/OUT and is applied to the I/O data and word buffers configuring them as outputs. The timing and control circuitry will generate a write pulse latching the data from the read/write data buffer into the I/O word buffer. Port 0 is now ready to transmit the data byte "48" to the UUT. The steps are repeated for the **SOUR:DATA:ENAB 1 1** and **SOUR:DATA 1 15** commands with port 1 being enabled and loaded with the data byte "15".

The VM1548C is now ready to transmit the data word "1548C" to the UUT. When the CLK signals are received from the UUT, the I/O data buffers latch the data word from the I/O word buffer. The data on the I/O data buffer's outputs are now available to the UUT. The **STAT:INT:ENAB EXT 0** and **STAT:INT:PTR ON** commands enable the interrupt to occur when the CLK 0 signal is received and sets the polarity of this interrupt to the positive edge. The VM1548C module sends an Interrupt Request (IRQ\*) informing the slot 0 controller that the transfer has occurred.

## READ MODE

In this example the VM1548C will be configured to clock the UUT and read 24 bits of data, when the TTL Trigger line 1 is activated. The TTL Trigger is assumed to be pulled by another instrument used during this test. The UUT will output data on the rising edge of the received clock that is generated from the VM1548C. The VM1548C will capture or read data on the falling edge of this same clock. When the VM1548C detects a TTL Trigger 1, the front panel clock lines to the UUT are activated. The clock is sent, the UUT transmits data on the rising edge, and the data will be latched into the VM1548C on the falling edge. An Interrupt Request is generated informing the slot 0 controller via the VMIP that data is ready to be read.

### COMMANDS


```
OUTP:CLOC:ENAB 3 ON
OUTP:CLOC:ENAB 4 ON
OUTP:CLOC:ENAB 5 ON
SOUR:DATA:ENAB 3 OFF
SOUR:DATA:ENAB 4 OFF
SOUR:DATA:ENAB 5 OFF
INP:REG:POL 3 INV
INP:REG:POL 4 INV
INP:REG:POL 5 INV
INP:REG:SOUR 3 TTLT
INP:REG:SOUR 4 TTLT
INP:REG:SOUR 5 TTLT
INP:TTLT:STATE ON
INP:TTLT 1
STAT:INT:ENAB
STAT:INT:NTR ON
```

```
READ? 3
READ? 4
READ? 5
```

### DESCRIPTION

```
Enables port 3 clock to drive the front panel
connector
Same as previous command except for port 4
Same as previous command except for port 5
Selects and enables port 3 to read data from the UUT
Selects and enables port 4 to read data from the UUT
Selects and enables port 5 to read data from the UUT
Selects the falling edge for clocking port 3
Selects the falling edge for clocking port 4
Selects the falling edge for clocking port 5
Selects VXI bus TRIGIN as the clock source for
port 3
Same as previous command except for port 4
Same as previous command except for port 5
Enables the TTL trigger selection mux
Selects VXI bus TTL trigger line 1 to be used as
TRIGIN
Set the interrupt trigger source as the default value
Set the interrupt trigger source to the negative edge
The controller waits for the interrupt and then
proceeds
Data is transferred from port 3 to the VMIP bus
Data is transferred from port 4 to the VMIP bus
Data is transferred from port 5 to the VMIP bus
```

Below, Figure 3-2 illustrates what occurs when these commands are executed. The description that follows illustrates the role of each command.



**FIGURE 3-2: READ MODE USING TTL TRIGGER IN**

The **OUTP:CLOC:ENAB <port> ON** command configures the front panel clock connection to the output mode. This allows the VM1548C to drive these lines clocking the UUT. The timing and control circuitry generates the IN\*/OUT <port> signal to the I/O data and word buffers configuring them as inputs when the **SOUR:DATA:ENAB <port> 1** commands are received. The **INP:REG:SOUR <port> TTLT** commands select the VXI TTL trigger in as the clock input for the trigger method to input data from the UUT. This clock is transmitted from the front panel connectors, clocking the data out of the UUT. When the commands are received the VM1548C timing and control circuitry will generate the PORTENA\* signal to the port decoder. The port decoder then clocks the write clock enable latch selecting the CLKINENA. The CLKINENA signals are applied to the I/O data and word buffers enabling the input clock line.

The **INP:REG:POL <port> INV** command causes the timing and control circuitry to select the falling edge of the TTL trigger in as the CLKIN <port> for the I/O data buffers.

When **INP:TTLT:STATE ON** command is received, the VM1548C timing and control circuitry generates the PORTENA\* signal to the port decoder. This clocks the trigger select latch selecting the TINENA line. The TINENA signal enables the trigger in mux. **INP:TTLT 1** notifies the timing and control circuitry to select TTL trigger 1 for the clock source. The port decoder is again enabled to clock the trigger select latch selecting the TINSEL signals. These signals are routed to the trigger in mux that enables TTL trigger 1 to be routed to the timing and control circuitry for clocking the UUT and the I/O data buffers. The normal polarity of the trigger is sent to the UUT and the inverted version is used for the I/O data buffers.

The **STAT:INT:ENAB** command uses the default value of NONE (ground) to generate the status interrupt onto the VXI backplane and the **STAT:INT:PTR ON** command set the polarity of the interrupt. When the TTL trigger 1 occurs, the VM1548C will send a high going pulse to clock data out of the UUT. The falling edge of this pulse is used to latch the data into the VM1548C's I/O data buffers. The VM1548C sends an Interrupt Request (IRQ\*) informing the slot 0 controller via the VMIP that the transfer has occurred and that the data in the I/O data buffers is now available. The **READ? <port>** command causes the timing and control circuitry to generate two READ signals. The first READ signal is routed to the I/O word buffers thereby enabling them to output data to the read/write data buffer and onto the VMIP bus. The second signal **READ (0,2,4)** then clocks the I/O word buffer. The I/O word buffer will output one 16-bit word at a time.

Note that data inputs to the module do not contain pull-up or down-biasing resistors. If the user does not provide active or passive biasing of the data inputs, a read of the port may result in either a "1" or "0" being read from the data inputs.



## WRITE/READ MODE

In this example, a wrap-around cable will be used to configure and transfer data from port 0, port 1, and port 2 to port 3, port 4, and port 5. The wrap-around cable pin outs used are as defined in Table 3-1. The data to be sent is port 0 = 01, port 1 = 23, and port 2 = 45. The IRQ\* signal will be generated from the external clock received from port 5.

### COMMANDS

```
INP:REG:SOUR 3 EXT

INP:REG:POL 3 INV
INP:REG:SOUR 4 EXT

INP:REG:POL 4 INV
INP:REG:SOUR 5 EXT

INP:REG:POL 5 INV
OUTP:CLOC:ENAB 0 ON
OUTP:CLOC:SOUR 0 IMM

OUTP:REG:SOUR 0 IMM

OUTP:CLOC:ENAB 1 ON
OUTP:CLOC:SOUR 1 IMM

OUTP:REG:SOUR 1 IMM

OUTP:CLOC:ENAB 2 ON
OUTP:CLOC:SOUR 2 IMM

OUTP:REG:SOUR 2 IMM

SOUR:DATA:ENAB 0 ON
SOUR:DATA:ENAB 1 ON
SOUR:DATA:ENAB 2 ON
SOUR:DATA:ENAB 3 OFF
SOUR:DATA:ENAB 4 OFF
SOUR:DATA:ENAB 5 OFF
SOUR:DATA 0 01
SOUR:DATA 1 23
SOUR:DATA 2 45
STAT:INT:ENAB EXT 5
STAT:INT:PTR ON
TRIG:SEQ:IMM

READ? 3
READ? 4
READ? 5
```

### DESCRIPTION

*Selects External clock line as the clock source for port 3*  
*Selects the inverted (falling) clock edge for port 3*  
*Selects External clock line as the clock source for port 4*  
*Selects the inverted (falling) clock edge for port 4*  
*Selects External clock line as the clock source for port 5*  
*Selects the inverted (falling) clock edge for port 5*  
*Enables the output clock for port 0*  
*Selects the IMM (word serial event) to drive the external clock for port 0*  
*Selects the IMM (word serial event) as the clock source for port 0 I/O data buffers*  
*Enables the output clock for port 1*  
*Selects the IMM (word serial event) to drive the external clock for port 1*  
*Selects the IMM (word serial event) as the clock source for port 1 I/O data buffers*  
*Enables the output clock for port 1*  
*Selects the IMM (word serial event) to drive the external clock for port 1*  
*Selects the IMM (word serial event) as the clock source for port 1 I/O data buffers*  
*Configures port 0 I/O data buffers for write mode*  
*Configures port 1 I/O data buffers for write mode*  
*Configures port 2 I/O data buffers for write mode*  
*Configures port 3 I/O data buffers for read mode*  
*Configures port 4 I/O data buffers for read mode*  
*Configures port 5 I/O data buffers for read mode*  
*Writes data "01" to port 0's I/O data buffer*  
*Writes data "23" to port 1's I/O data buffer*  
*Writes data "45" to port 2's I/O data buffer*  
*Set the interrupt trigger source as the port 5 clock*  
*Set the interrupt trigger source to the positive edge*  
*Generates a word serial event to transfer data and clocks from ports 0, 1, and 2*  
*Read data from port 3*  
*Read data from port 4*  
*Read data from port 5*

See Figure 3-3 for the Write/read block diagram.




FIGURE 3-3: WRITE/READ

The **INP:REG:SOUR <port> EXT** commands select the external clock for <port> as the clock input for the trigger method to input data from the UUT. When the commands are received, the VM1548C timing and control circuitry will generate the PORTENA\* signal to the port decoder. The port decoder then clocks the write clock enable latch selecting the CLKINENA. The CLKINENA signals are applied to the I/O data and word buffers enabling the input clock line.

The **INP:REG:POL <port> INV** command causes the timing and control circuitry to select the falling edge of the external clock as the CLKIN <port> for the I/O data buffers.

**OUTP:CLOC:ENAB <port> ON** commands inform the timing and control circuitry that the front panel clock lines are used as outputs. This allows the VM1548C to furnish the clock source. **OUTP:CLOC:SOUR <port> IMM** commands inform the timing and control circuitry to drive the front panel clock lines using the immediate (word serial event) trigger.

The **OUTP:REG:SOUR <port> IMM** commands select the immediate (word serial event) clock as the trigger method for the selected ports to output data to the UUT (VM1548C through wrap-around cable). When these commands are received, the VM1548C timing and control circuitry will generate the PORTENA\* signal to the port decoder. The port decoder then clocks the write clock enable latch selecting the CLKOUTENA. The CLKOUTENA signals are applied to the I/O data and word buffers enabling the output clock line.

The **SOUR:DATA:ENAB <port> ON** enables the selected ports for a write, in this case ports 0, 1, and 2. The **SOUR:DATA:ENAB <port> OFF** enables the selected ports to read, in this case ports 3, 4, and 5. The **SOUR:DATA <port> <data>** commands writes the data into the specified ports as previously described.

The **STAT:INT:ENAB EXT 5** and **STAT:INT:PTR ON** commands enable the interrupt to occur when the CLK 5 signal is received and sets the polarity of this interrupt to the positive edge.

**TRIG:SEQ:IMM** command will generate a short pulse that will initiate the transfer of data from ports 0, 1, and 2 to ports 3, 4, and 5. When CLK 5 has been received, the VM1548C module sends an Interrupt Request (IRQ\*) informing the slot 0 controller via the VMIP that the transfer has occurred. The **READ? <port>** will then fetch the data from the specified ports.

**TABLE 3-1: WRAP-AROUND TEST CABLE**

FROM		TO	
Signal	Pin	Signal	Pin
DATA0.0	2	DATA3.0	36
DATA0.1	3	DATA3.1	37
DATA0.2	4	DATA3.2	38
DATA0.3	5	DATA3.3	39
DATA0.4	6	DATA3.4	40
DATA0.5	7	DATA3.5	41
DATA0.6	8	DATA3.6	42
DATA0.7	9	DATA3.7	43
I/O*0	10	I/O*3	44
CLK0	11	CLK3	45
DATA1.0	13	DATA4.0	47
DATA1.1	14	DATA4.1	48
DATA1.2	15	DATA4.2	49
DATA1.3	16	DATA4.3	50
DATA1.4	17	DATA4.4	51
DATA1.5	18	DATA4.5	52
DATA1.6	19	DATA4.6	53
DATA1.7	20	DATA4.7	54
I/O*1	21	I/O*4	55
CLK1	22	CLK4	56
DATA2.0	24	DATA5.0	58
DATA2.1	25	DATA5.1	59
DATA2.2	26	DATA5.2	60
DATA2.3	27	DATA5.3	61
DATA2.4	28	DATA5.4	62
DATA2.5	29	DATA5.5	63
DATA2.6	30	DATA5.6	64
DATA2.7	31	DATA5.7	65
I/O*2	32	I/O*5	66
CLK2	33	CLK5	67

---

## REGISTER ACCESS EXAMPLES

---

The VM1548C module supports direct register access for very high-speed data retrieval. The register map is as specified in Table 3-2.

As can be seen from the register map in Table 3-2, each 16-bit wide register is shared by two ports. Therefore, in order to program a particular port, it must be ensured that the value of the other port is untouched. This can be ensured by reading the value of the register and OR'ing the obtained value with the value to be programmed. This final value can then be written at the correct offset. This is true assuming that the function used to write to the register performs 16-bit writes.

Similarly, when a register is read, it provides the data values of two ports. Therefore, the unwanted value must be OR'ed with a proper mask. This is again assuming that the function used to read the register performs 16-bit reads.

**Example 1:** For example in order program Port 1:

- a) First the register value at offset 0x20 is read. Assume that the value read is as given below:

1111000010101010 (in binary format)

The lower 8 bits are the current value for Port 0. In order to maintain its value, an appropriate OR operation is required. A bit-shift operation may also be required depending on the port to be written to.

For example, if the new value to be written to Port 1 is 00001111, then the final value to be written to the register is

$(1111000010101010 \mid (00001111 \ll 8))$

**Example 2:** For example in order read Port 1:

Read the register at offset 0x20. This presents the values of Ports 0 and 1. However, since the value Port 1 is of interest, the following steps must be followed:

- a) Read the register at offset 0x20. Assume that the value read is as shown below:

1010000011110000 (in binary format)

- b) Since the upper 8 bits are of interest, an appropriate mask has to be applied and the value right shifted.

The data value of port 1 is

$((1010000011110000 \mid 0xFF00) \gg 8)$

The Model VM1548C Digital I/O Module supports direct access to the six 8-bit data ports via the Device Dependent Registers of VXIbus interface. The specific registers are located in A16 Memory at offsets 0x20 = Port1, 0x21 = Port0, 0x22 = Port3, 0x23 = Port2, 0x24 = Port5 and 0x25 = Port4. The following diagram shows A16 Memory and the Model VM1548C Data Port Map.

**TABLE 3-2: A16 MEMORY MAP**

Offset	Register	
3E		
3C		
3A		
38		
36		
34		
32		
30		
2E	Event (R/W)	
2C		Source Data Polarity (R/W)
2A		Clear ISENSE (R/W)
28	IPINS (R)	ISENSE (R)
26	Read Clocks (R)	Read I/O Control (R)
24	Port 5	Port 4
22	Port 3	Port 2
20	Port 1	Port 0
1E		
1C		
1A		
18		
16	[ A32 Pointer Low ]	
14	[ A32 Pointer High ]	
12	[ A24 Pointer Low ]	
10	[ A24 Pointer High ]	
E	Data Low	
C	Data High	
A	Response [/Data Extended]	
8	Protocol [/Signal] Register	
6	[Offset Register]	
4	Status / Control Register	
2	Device Type	
0	ID Register	

---

## VXIPLUG&PLAY EXAMPLES

---

```

/*****
/
*
*                               APPLICATION FUNCTION
*                               -----
*/
/*****
Function:                vtvml548_setupAndWriteData

```

Formal Parameters ViSession instrHndl

- A valid session handle to the instrument.

ViInt16 portNumber

- This parameter is used to set the port and the clock associated with the specified port to which the 8 bit data value is to be written.

Valid Values:	Interpretation:
-----	-----
vtvml548_PORT_ZERO	Port Zero
vtvml548_PORT_ONE	Port One
vtvml548_PORT_TWO	Port Two
vtvml548_PORT_THREE	Port Three
vtvml548_PORT_FOUR	Port Four
vtvml548_PORT_FIVE	Port Five

ViInt16 clkSource

- This parameter is used to set the source of the clock circuit associated with the specified port.

Valid Values:	Interpretation:
-----	-----
vtvml548_CLK_SOURCE_IMM Word	Serial Event
vtvml548_CLK_SOURCE_TTLT	VXibus TRIGIN
vtvml548_CLK_SOURCE_GLOB	TRIGOUT
vtvml548_CLK_SOURCE_NONE	Ground

ViBoolean polarity

- This parameter is used to set the polarity of the clock circuit associated with the specified port. This parameter is considered only if the specified clock source is either vtvml548\_CLK\_SOURCE\_TTLT or vtvml548\_CLK\_SOURCE\_GLOB.

Valid Values:	Interpretation:
-----	-----
vtvm1548_POL_NORM	Normal Polarity (0)
vtvm1548_POL_INVERT	Inverted Polarity (1)

**ViInt16 data**

- This parameter is used to specify the 8 bit data value that is to be written to the output port.

**Valid Range:**

-----  
vtvm1548\_DATA\_MIN (0) to  
vtvm1548\_DATA\_MAX (255).

**Return Values:** Returns VI\_SUCCESS if successful.  
Else returns error value.

**Description** This function is an application function that shows how the user can use core functions to set up the specified port as output and write the specified data value to it. It then triggers the port to output its data.

```

/*****
ViStatus _VI_FUNC vtvml548_setupAndWriteData (ViSession instrHndl,
                                              ViInt16 portNumber, ViInt16 clkSource,
                                              ViBoolean polarity, ViInt16 data)
{
    /*
     * Variable used to store return status of the function.
     */
    ViStatus status = VI_NULL;

    /*
     * Setup the specified port as output and configure the clock
     * associated with it.
     */
    status = vtvml548_configPort (instrHndl,portNumber,vtvml548_MODE_OUTPUT,
                                vtvml548_CLK_MODE_OUT,clkSource,polarity);
    if (status < VI_SUCCESS)
        return vtvml548_ERROR_SETTING_PORT;

    /*
     * Set up the specified port's register source.
     */
    status = vtvml548_configRegister(instrHndl,portNumber,
                                    vtvml548_CLK_SOURCE_IMM,VI_NULL);
}

```



```

if (status < VI_SUCCESS)
    return vtvml548_ERROR_SETTING_REGISTER;

/*
 * Write the input 8 bit data to the specified port.
 */
status = vtvml548_sourceData(instrHndl,portNumber,data);
if (status < VI_SUCCESS)
    return vtvml548_DATA_OUT_OF_RANGE;

/*
 * Trigger the output port using the IMMEDIATE pulse.
 */
status = vtvml548_triggerSeqImmediate(instrHndl);
if (status < VI_SUCCESS)
    return status;

    return VI_SUCCESS;
}
/*****
Function:          vtvml548_setupAndReadData

```

Formal Parameters ViSession instrHndl

- A valid session handle to the instrument.

ViInt16 portNumber

- This parameter is used to specify the port which is to be configured as input.

Valid Values:	Interpretation:
-----	-----
vtvml548_PORT_ZERO	Port Zero
vtvml548_PORT_ONE	Port One
vtvml548_PORT_TWO	Port Two
vtvml548_PORT_THREE	Port Three
vtvml548_PORT_FOUR	Port Four
vtvml548_PORT_FIVE	Port Five

ViInt16 clkSource

- This parameter is used to set the source of the clock circuit associated with the specified port.

Valid Values:	Interpretation:
-----	-----
vtvml548_CLK_SOURCE_IMM Word	Serial Event
vtvml548_CLK_SOURCE_TTLT	VXibus TRIGIN
vtvml548_CLK_SOURCE_GLOB	TRIGOUT
vtvml548_CLK_SOURCE_NONE	Ground

**ViBoolean polarity**

- This parameter is used to set the polarity of the clock circuit associated with the specified port. This parameter is considered only if the specified clock source is either  
 vtvml548\_CLK\_SOURCE\_TTLT or  
 vtvml548\_CLK\_SOURCE\_GLOB.

Valid Values:	Interpretation:
-----	-----
vtvml548_POL_NORM	Normal Polarity (0)
vtvml548_POL_INVERT	Inverted Polarity (1)

**ViPInt16 data**

- This parameter returns the 8 bit data value that has been read from the specified input port.

Return Values: Returns VI\_SUCCESS if successful.  
 Else returns error value.

Description This function is an application function that shows how the user can use core functions to set up the specified port as input. It triggers the port to input the data and reads the same.

```

/*****
ViStatus _VI_FUNC vtvml548_setupAndReadData (ViSession instrHndl,
                                             ViInt16    portNumber,
                                             ViInt16    clkSource,
                                             ViBoolean   polarity,
                                             ViPInt16    data)
{
  /*
   * Variable used to store return status of the function.
   */
  ViStatus status = VI_NULL;

  /*
   * Setup the specified port as input and configure the clock
   * associated with it.
   */
  status = vtvml548_configPort (instrHndl, portNumber,
                               vtvml548_MODE_INPUT,
                               vtvml548_CLK_MODE_IN,
                               clkSource,
                               polarity);
}

```

```

if (status < VI_SUCCESS)
    return vtvml548_ERROR_SETTING_PORT;

/*
 * Setup the specified port's register source.
 */
status = vtvml548_configRegister(instrHndl,portNumber,
                                vtvml548_CLK_SOURCE_IMM,VI_NULL);
if (status < VI_SUCCESS)
    return vtvml548_ERROR_SETTING_REGISTER;

/*
 * Trigger the input port using the IMMEDIATE pulse.
 */
status = vtvml548_triggerSeqImmediate(instrHndl);
if (status < VI_SUCCESS)
    return status;

/*
 * Read the 8 bit data from a specified input port.
 */
status = vtvml548_readInstrument(instrHndl,portNumber,data);
if (status < VI_SUCCESS)
    return status;

    return VI_SUCCESS;
}

```



# SECTION 4

---

## COMMAND DICTIONARY

---

### INTRODUCTION

This section presents the instrument command set. It begins with an alphabetical list of all the commands supported by the VM1548C divided into three sections: IEEE 488.2 commands, the instrument specific SCPI commands and the required SCPI commands. With each command is a brief description of its function, whether the command's value is affected by the \*RST command and its reset value.

The remainder of this section is devoted to describing each command, one per page, in detail. The description is presented in a regular and orthogonal way assisting the user in the use of each command. Every command entry describes the exact command and query syntax, the use and range of parameters and a complete description of the command's purpose.

### ALPHABETICAL COMMAND LISTING

The following tables provide an alphabetical listing of each command supported by the VM1548C along with a brief description. If an X is found in the column titled \*RST, then the value or setting controlled by this command is possibly changed by the execution of the \*RST command. If no X is found, then \*RST has no effect. The Reset Value column gives the value of each command's setting when the unit is powered up or when a \*RST command is executed.

## TERMINOLOGY

<b>Port</b>	One of six data registers accessible via the 68-pin external connector. These registers are 8 bits wide and are programmable to be bi-directional. Port is also sometimes referred to as just register.
<b>CLK0-5</b>	The 6 input clocks coming from the external connector.
<b>TRIGOUT</b>	The selected signal from the SCPI command. This signal is referred to as GLOBAL throughout the command dictionary section. This is due to the capabilities of this signal to trigger all ports at one time. OUTPUT:TTLTRIG:SOURCE.
<b>TTLTRIGGER</b>	The signal GLOBAL (TRIGOUT) after applying the polarity control OUTPUT:TTLTRIG:POLARITY.
<b>IMMEDIATE</b>	This is an abbreviation for Word Serial Event. IMMEDIATE refers to the SCPI Command TRIGger[:SEquence]:IMMediate, which will generate a very short pulse.
<b>Clocked Mode</b>	This refers to the method of operation of a port. The data will be latched out or in, with reference to a clock source.
<b>Transparent Mode</b>	This refers to the method of operation of a port. For example, if the port is being used as an output, then as soon as the data is written it will appear on the external connector. Likewise if the port is being used as an input, then the data appearing on the external connector is immediately available to be read.
<b>Numbers</b>	<p>Numbers can be received by the module in decimal, hexadecimal, octal, or binary. Numbers with no special leading characters are considered decimal.</p> <p>Hexadecimal numbers are designated with a leading #H, i.e., #HFF is decimal 255. Octal numbers are designated with a leading #Q, (i.e., #Q177 is decimal 255). Binary numbers are designated with a leading #B, i.e., #B 11111111 is decimal 255.</p>
<b>Queries</b>	A query will return a value the specified register was set to. The query syntax is a command followed by a ?, (i.e., INPut:TTLTrig is the set command and INPut:TTLTrig? is the query). Query only commands do not have a set command associated with it, (i.e., READ?.)

**TABLE 4-1: IEEE 488.2 COMMON COMMANDS**

Command	Description	*RST
*CLS	Clears the Status Register.	
*ESE	Sets the Event Status Enable Register.	X
*ESR?	Queries the Standard Event Status Register.	
*IDN?	Query the module Identification string.	
*OPC	Set the OPC bit in the Event Status Register.	
*RST	Resets the module to a known state.	
*STB?	Query the Status Byte Register.	
*TRG	Causes a trigger event to occur.	
*TST?	Starts and reports a self-test procedure.	
*WAI	Halts execution and queries.	X

TABLE 4-2: INSTRUMENT SPECIFIC SCPI COMMANDS

Command	Description	*RST	Reset Value
FORMat	Sets the output format for digital queries.	X	ASCII / (Decimal)
INPut:REGister:POLarity	Sets the active edge of the clock for an input port.	X	Rising Edge
INPut:REGister:SOURce	Selects the source to clock input data port.	X	Disabled
INPut:TTLTrig	Selects 1 of 8 VXI Trigger lines as the input trigger.	X	0
INPut:TTLTrig:STATE	Enable/disable MUX that selects an input trigger.	X	Disabled
OUTPput:CLOCK:ENABle	Sets the Clock pin to be an output or an input.	X	Input
OUTPut:CLOCK:POLarity	Sets the active edge of a port's associated clock.	X	Rising edge
OUTPut:CLOCK:SOURce	Sets the source of a port's associated clock.	X	NONE
OUTPut:REGister:POLarity	Controls the polarity at which output data is latched to the specified port.	X	Rising edge
OUTPut:REGister:SOURce	Controls the source of the clock that will latch output data to the specified port.	X	Disabled
OUTPut:TTLTrig	Selects 1 of 8 VXI Trigger lines as the output trigger.	X	0
OUTPut: TTLTrig:POLarity	Sets the active edge of the TTL trigger.	X	NORMAL
OUTPut: TTLTrig:SOURce	Selects the source for the internal signal TRIGOUT.	X	NONE
OUTPut: TTLTrig:STATE	Enable/disable MUX that selects an output trigger.	X	Off
READ?	Queries an 8 bit input data port.		N/A
READ? CLOCKs	Queries the clock line levels.		N/A
READ? CONTROL	Queries the I/O control line levels.		N/A
READ? ISENse	Queries the drive disable/over-current status level of each group of six lines.		N/A
RESet:ISENse	Resets drive disable of a group of six lines.		N/A
SOURce:DATA	Sets the value driven by an output port.	X	0
SOURce:DATA:ENABle	Sets an eight bit port for input or output.	X	Input
SOURce:DATA:POLarity	Sets the output polarity on an 8-bit port.	X	NORMAL
STATus:INTerrupt:ENABle	Enables or disables Interrupts to the backplane.	X	NONE
STATus:INTerrupt:PTRansition	Sets Interrupts to occur on a positive transition.	X	1
STATus:INTerrupt:NTRansition	Sets Interrupts to occur on a negative transition.	X	0
TRIGger:SEQUence:IMMediate	A word serial event which generates a short pulse.		N/A



**TABLE 4-3: SCPI REQUIRED COMMANDS**

Command	Description	*RST	Reset Value
STATus:OPERation[:EVENT]?	Queries the Operation Status Event Register.		N/A
STATus:OPERation:CONDition?	Queries the Operation Status Condition Register.		N/A
STATus:OPERation:ENABle	Sets the Operation Status Enable Register.	X	0
STATus:QUEStionable[:EVENT]?	Queries the Questionable Status Event Register		N/A
STATus:QUEStionable:CONDition?	Queries the Questionable Status Condition Register	X	0
STATus:QUEStionable:ENABle	Sets the Questionable Status Enable Register.		N/A
STATus:PRESet	Presets the Status Register.		N/A
SYSTem:ERRor?	Queries the Error Queue		Clears queue
SYSTem:VERSion?	Queries which version of the SCPI standard the module complies with.		N/A

## COMMAND DICTIONARY

The remainder of this section is devoted to the actual command dictionary. Each command is fully described on its own page. In defining how each command is used, the following items are described:

<b>Purpose</b>	Describes the purpose of the command.
<b>Type</b>	Describes the type of command such as an event or setting.
<b>Command Syntax</b>	Details the exact command format.
<b>Command Parameters</b>	Describes the parameters sent with the command and their legal range.
<b>Reset Value</b>	Describes the values assumed when the *RST command is sent.
<b>Query Syntax</b>	Details the exact query form of the command.
<b>Query Parameters</b>	Describes the parameters sent with the command and their legal range. The default parameter values are assumed the same as in the command form unless described otherwise.
<b>Query Response</b>	Describes the format of the query response and the valid range of output.
<b>Description</b>	Describes in detail what the command does and refers to additional sources.
<b>Examples</b>	Present the proper use of each command and its query (when available).
<b>Related Commands</b>	Lists commands that affect the use of this command or commands that are affected by this command.

## IEEE 488.2 COMMON COMMANDS

### \*CLS

<b>Purpose</b>	Clears the Status Register.	
<b>Type</b>	IEEE 488.2 Common Command	
<b>Command Syntax</b>	*CLS	
<b>Command Parameters</b>	None	
<b>*RST Value</b>	N/A	
<b>Query Syntax</b>	None	
<b>Query Parameters</b>	N/A	
<b>Query Response</b>	N/A	
<b>Description</b>	This command clears all event registers, clears the OPC flag and clears all queues (except the output queue).	
<b>Examples</b>	<b>Command / Query</b>	<b>Response (<i>Description</i>)</b>
	*CLS	
<b>Related Commands</b>	None	

**\*ESE**

<b>Purpose</b>	Sets the bits of the Event Status Enable Register.	
<b>Type</b>	IEEE 488.2 Common Command	
<b>Command Syntax</b>	*ESE <mask>	
<b>Command Parameters</b>	<mask> = numeric ASCII value from 0 to 255	
<b>*RST Value</b>	None, the parameter is required	
<b>Query Syntax</b>	*ESE?	
<b>Query Parameters</b>	None	
<b>Query Response</b>	Numeric ASCII value from 0 to 255	
<b>Description</b>	<p>The Event Status Enable command is used to set the bits of the Event Status Enable Register. See ANSI/IEEE 488.2-1987 section 11.5.1 for a complete description of the ESE register. A value of 1 in a bit position of the ESE register enables generation of the ESB (Event Status Bit) in the Status Byte by the corresponding bit in the ESR. If the ESB is set in the ESR register then an interrupt will be generated. See the ESR? command for details regarding the individual bits.</p> <p>The ESE register layout is:</p> <p>Bit 0 - Operation Complete          Bit 1 - Request Control (not used in the VM1548C)          Bit 2 - Query Error          Bit 3 - Device Dependent Error (not used in the VM1548C)          Bit 4 - Execution Error          Bit 5 - Command Error          Bit 6 - User Request (not used in the VM1548C)          Bit 7 - Power On</p> <p>The Event Status Enable query reports the current contents of the Event Status Enable Register.</p>	
<b>Examples</b>	<b>Command / Query</b>	<b>Response (<i>Description</i>)</b>
	*ESE 36  *ESE?	  36
<b>Related Commands</b>	*ESR?	

**\*ESR?**

<b>Purpose</b>	Queries and clears the Standard Event Status Register.	
<b>Type</b>	IEEE 488.2 Common Command	
<b>Command Syntax</b>	None - Query only	
<b>Command Parameters</b>	N/A	
<b>*RST Value</b>	N/A	
<b>Query Syntax</b>	ESR?	
<b>Query Parameters</b>	None	
<b>Query Response</b>	Numeric ASCII value from 0 to 255	
<b>Description</b>	<p>The Event Status Register query - queries and clears the contents of the Standard Event Status Register. This register is used in conjunction with the ESE register to generate the ESB (Event Status Bit) in the Status Byte.</p> <p>The layout of the ESR is:</p> <p>Bit 0 - Operation Complete          Bit 1 - Request Control (not used in the VM1548C, always 0)          Bit 2 - Query Error          Bit 3 - Device Dependent Error (not used in the VM1548C, always 0)          Bit 4 - Execution Error          Bit 5 - Command Error          Bit 6 - User Request (not used in the VM1548C, always 0)          Bit 7 - Power On</p> <p>The Operation Complete bit is set when it receives an *OPC command.</p> <p>The Query Error bit is set when data is over-written in the output queue. This could occur if one query is followed by another without reading the data from the first query.</p> <p>The Execution Error bit is set when an execution error is detected. See the section in the manual covering Error Messages for a list of execution errors. Errors that range from -200 to -299 are execution errors.</p> <p>The Command Error bit is set when a command error is detected. See the section in this manual covering Error Messages for a list of command errors. Errors that range from -100 to -199 are command errors.</p> <p>The Power On bit is set when the module is first powered on or after it receives a reset via the VXI Control Register. Once the bit is cleared (by executing the *ESR? command) it will remain cleared.</p>	
<b>Examples</b>	<b>Command / Query</b>	<b>Response (<i>Description</i>)</b>
	*ESR?	4
<b>Related Commands</b>	*ESE <mask>	

**\*IDN?**

<b>Purpose</b>	Queries the module for its identification string.	
<b>Type</b>	IEEE 488.2 Common Command	
<b>Command Syntax</b>	None - query only	
<b>Command Parameters</b>	N/A	
<b>*RST Value</b>	N/A	
<b>Query Syntax</b>	*IDN?	
<b>Query Parameters</b>	None	
<b>Query Response</b>	ASCII character string	
<b>Description</b>	The Identification query returns the identification string of the VM1548C module. The response is divided into four fields separated by commas. The first field is the manufacturer's name, the second field is the model number, the third field is an optional serial number and the fourth field is the firmware revision number. If a serial number is not supplied, the third field is set to 0 (zero).	
<b>Examples</b>	<b>Command / Query</b>	<b>Response (<i>Description</i>)</b>
	*IDN?	VXI Technology Inc.,VM1548C,0,1.01 ( <i>The revision listed here is for reference only; the response will always be the current revision of the instrument.</i> )
<b>Related Commands</b>	None	

**\*OPC**

<b>Purpose</b>	Sets the OPC bit in the Event Status Register.	
<b>Type</b>	IEEE 488.2 Common Command	
<b>Command Syntax</b>	*OPC	
<b>Command Parameters</b>	None	
<b>*RST Value</b>	N/A	
<b>Query Syntax</b>	*OPC?	
<b>Query Parameters</b>	None	
<b>Query Response</b>	1	
<b>Description</b>	The Operation Complete command sets the OPC bit in the Event Status Register when all pending operations have completed. The Operation Complete query will return a 1 to the output queue when all pending operations have completed.	
<b>Examples</b>	<b>Command / Query</b>	<b>Response (<i>Description</i>)</b>
	*OPC *OPC?	1
<b>Related Commands</b>	*WAI	

**\*RST**

<b>Purpose</b>	Resets the module's hardware and software to a known state.	
<b>Type</b>	IEEE 488.2 Common Command	
<b>Command Syntax</b>	*RST	
<b>Command Parameters</b>	None	
<b>*RST Value</b>	N/A	
<b>Query Syntax</b>	None	
<b>Query Parameters</b>	N/A	
<b>Query Response</b>	N/A	
<b>Description</b>	The Reset command resets the module's hardware and software to a known state. See the command index at the beginning of this section for the default parameter values used with this command.	
<b>Examples</b>	<b>Command / Query</b>	<b>Response (<i>Description</i>)</b>
	*RST	
<b>Related Commands</b>	None	



**\*STB?**

<b>Purpose</b>	Queries the Status Byte Register.	
<b>Type</b>	IEEE 488.2 Common Command	
<b>Command Syntax</b>	None - query only	
<b>Command Parameters</b>	N/A	
<b>*RST Value</b>	N/A	
<b>Query Syntax</b>	*STB?	
<b>Query Parameters</b>	None	
<b>Query Response</b>	Numeric ASCII value from 0 to 255	
<b>Description</b>	<p>The Read Status Byte query fetches the current contents of the Status Byte Register. See the IEEE 488.2 specification for additional information regarding the Status byte Register and its use.</p> <p>The layout of the Status Register is:</p> <ul style="list-style-type: none"> <li>Bit 0 - Unused</li> <li>Bit 1 - Unused</li> <li>Bit 2 - Error Queue Has Data</li> <li>Bit 4 - Questionable Status Summary (over-current)</li> <li>Bit 5 - Message Available</li> <li>Bit 6 - Master Summary Status</li> <li>Bit 7 - Operation Status Summary</li> </ul>	
<b>Examples</b>	<b>Command / Query</b>	<b>Response (<i>Description</i>)</b>
	*STB?	16
<b>Related Commands</b>	None	

**\*TRG**

<b>Purpose</b>	Causes a trigger event to occur.	
<b>Type</b>	IEEE 488.2 Common Command	
<b>Command Syntax</b>	*TRG	
<b>Command Parameters</b>	None	
<b>*RST Value</b>	N/A	
<b>Query Syntax</b>	None	
<b>Query Parameters</b>	N/A	
<b>Query Response</b>	N/A	
<b>Description</b>	This command generates a short pulse or a word serial event for the trigger signal.	
<b>Examples</b>	<b>Command / Query</b>	<b>Response (<i>Description</i>)</b>
	*TRG	
<b>Related Commands</b>	See TRIGger:SEquence:IMMediate	

**\*TST**

<b>Purpose</b>	Causes a self-test procedure to occur and queries the results.	
<b>Type</b>	IEEE 488.2 Common Command	
<b>Command Syntax</b>	None - query only	
<b>Command Parameters</b>	N/A	
<b>*RST Value</b>	N/A	
<b>Query Syntax</b>	*TST?	
<b>Query Parameters</b>	None	
<b>Query Response</b>	Numeric value	
<b>Description</b>	The Self-Test query causes the VM1548C to run its self-test procedures and report on the results.	
<b>Examples</b>	<b>Command / Query</b>	<b>Response (<i>Description</i>)</b>
	*TST?	0
<b>Related Commands</b>	None	

**\*WAI**

<b>Purpose</b>	Halts execution of commands and queries until the No Operation Pending message is true.	
<b>Type</b>	IEEE 488.2 Common Command	
<b>Command Syntax</b>	*WAI	
<b>Command Parameters</b>	None	
<b>*RST Value</b>	N/A	
<b>Query Syntax</b>	None	
<b>Query Parameters</b>	N/A	
<b>Query Response</b>	N/A	
<b>Description</b>	The Wait to Continue command halts the execution of commands and queries until the No Operation Pending message is true. This command makes sure that all previous commands have been executed before proceeding. It provides a way of synchronizing the module with its commander.	
<b>Examples</b>	<b>Command / Query</b>	<b>Response (<i>Description</i>)</b>
	*WAI	
<b>Related Commands</b>	*OPC	

# INSTRUMENT SPECIFIC SCPI COMMANDS

## FORMat

<b>Purpose</b>	Sets the output format for digital queries.	
<b>Type</b>	Setting	
<b>Command Syntax</b>	FORMat <type>	
<b>Command Parameters</b>	<type> = ASCii, HEXadecimal, OCTal, BINary	
<b>*RST Value</b>	ASCii	
<b>Query Syntax</b>	FORMat?	
<b>Query Parameters</b>	None	
<b>Query Response</b>	ASC   HEX   OCT   BIN	
<b>Description</b>	<p>The Format command sets the form of returned data from the instrument. This command applies only to the <b>SOURce:DATA?</b> and <b>READ?</b> commands.</p> <p><b>ASCii</b> : Specifies numbers expressed in decimal. Leading zeros are suppressed.</p> <p><b>HEXadecimal</b> : Expresses numbers in a 2-digit, leading 0, alphanumeric format. Numbers A-F are in capitals.</p> <p><b>OCTal</b> : Expresses numbers in a 3-digit, leading 0 format.</p> <p><b>BINary</b> : Expresses numbers in an 8-digit, leading 0 format.</p>	
<b>Examples</b>	<b>Command / Query</b>	<b>Response (<i>Description</i>)</b>
	FORM:ASC SOUR:DATA 0 58 SOUR:DATA? 0 FORM:HEX SOUR:DATA? 0 FORM OCT SOUR:DATA? 0 FORM BIN FORM:SOUR? 0	58  #H3A  #Q072  #B00111010
<b>Related Commands</b>	SOURce:DATA? <port> READ? <port>	

## INPut:REGister:POLarity

<b>Purpose</b>	Selects the active clock edge of the input register.	
<b>Type</b>	Setting	
<b>Command Syntax</b>	INPut:REGister:POLarity <port #> <edge>	
<b>Command Parameters</b>	<port #> = 0, 1, 2, 3, 4, 5 <edge> = NORMal   INVert	
<b>*RST Value</b>	NORMal	
<b>Query Syntax</b>	INPut:REGister:POLarity? <port #>	
<b>Query Parameters</b>	<port #> = 0, 1, 2, 3, 4, 5	
<b>Query Response</b>	NORM   INV	
<b>Description</b>	<p>A Polarity of NORMal would cause the data to be latched in, on a rising edge of the clock. A Polarity of INVert would cause the data to be latched in, on a falling edge of the clock.</p> <p>Note, that it is important to remember that the input register must be operating in clocked mode in order for the polarity to affect the Input Register latching.</p>	
<b>Examples</b>	<b>Command / Query</b>	<b>Response (<i>Description</i>)</b>
	INP:REG:POL 0 NORM INP:REG:POL? 0	NORM
<b>Related Commands</b>	INPut:REGister:SOURce <port #><source>	

## INPut:REGister:SOURce

Purpose	To control the selection of the signal to be used for the specified port's input clock source.	
Type	Setting	
Command Syntax	INPut:REGister:SOURce <port #> <source>	
Command Parameters	<port #> = 0, 1, 2, 3, 4, 5 <source> = NONE   TTLTrig   EXTErnal   IMMEDIATE   GLOBal	
*RST Value	NONE	
Query Syntax	INPut:REGister:SOURce? <port #>	
Query Parameters	<port #> = 0, 1, 2, 3, 4, 5	
Query Response	NONE   TTLT   EXT   IMM   GLOB	
Description	The Input Register Source command controls what signal will be used for the specified port's input clock.	
	<u>Source Parameter Description</u>	
	NONE	This disables the specified port's input clock. The data appearing on the specified port is read without any latching.
	TTLTrig	This selects the VXIbus TRIGIN as the clock source. TRIGIN can be 1 of 8 TTL trigger lines on the VXI bus. See INPut:TTLTrig.
	EXTErnal	This selects the port's associated CLK line coming from the 68 pin external connector as the clock source.
	IMMEDIATE	This selects the Word Serial Event as the clock source. See: trigger:sequence:immediate
Examples	Command / Query	Response (Description)
	INP:REG:SOUR 0 TTLT	TTLT
	INP:REG:SOUR? 0	
Related Commands	INPut:REGister:POLarity <port #><edge>	

## INPut:TTLTrig

<b>Purpose</b>	To select a specific VXIbus trigger line as TRIGIN.	
<b>Type</b>	Setting.	
<b>Command Syntax</b>	INPut:TTLTrig <n>	
<b>Command Parameters</b>	<n> = 0, 1, 2, 3, 4, 5, 6, 7	
<b>*RST Value</b>	0	
<b>Query Syntax</b>	INPut:TTLTrig?	
<b>Query Parameters</b>	N/A	
<b>Query Response</b>	Numeric ASCII value between 0 and 7	
<b>Description</b>	The Input TTLTrig command controls which of the 8 VXI trigger lines will be selected as TRIGIN. The 8 VXI trigger lines feed into an 8 to 1 multiplexer. The selected signal is called TRIGIN.	
<b>Examples</b>	<b>Command / Query</b>	<b>Response (<i>Description</i>)</b>
	INP:TTLT 0 INP:TTLT?	0
<b>Related Commands</b>	INPut:TTLTrig:STATe <boolean>	



## INPut:TTLTrig:STATE

<b>Purpose</b>	To enable or disable the multiplexer that controls the selection of the VXI bus trigger line as TRIGIN.	
<b>Type</b>	Setting	
<b>Command Syntax</b>	INPut:TTLTrig:STATE <boolean>	
<b>Command Parameters</b>	<boolean> = 0   1   OFF   ON	
<b>*RST Value</b>	0	
<b>Query Syntax</b>	INPut:TTLTrig:STATE?	
<b>Query Parameters</b>	N/A	
<b>Query Response</b>	0   1	
<b>Description</b>	The Input TTLTrig state command enables or disables the multiplexer allowing the selection of a specific VXI trigger line as TRIGIN.	
<b>Examples</b>	<b>Command / Query</b>	<b>Response (<i>Description</i>)</b>
	INP:TTLT:STAT 0 INP:TTLT:STAT?	0
<b>Related Commands</b>	INPut:TTLTrig <n>	

## OUTPut:CLOCK:ENABle

<b>Purpose</b>	Sets the direction in which the port's associated external clock line is driven.	
<b>Type</b>	Setting	
<b>Command Syntax</b>	OUTPut:CLOCK:ENABle <port #> <boolean>	
<b>Command Parameters</b>	<port #> = 0, 1, 2, 3, 4, 5 <boolean> = 0   1   OFF   ON	
<b>*RST Value</b>	0	
<b>Query Syntax</b>	OUTPut:CLOCK:ENABle? <port #>	
<b>Query Parameters</b>	<port #> = 0, 1, 2, 3, 4, 5	
<b>Query Response</b>	0   1	
<b>Description</b>	<p>The output clock enable command determines which direction the associated port's external clock line will be driven. This clock line is a pin on the 68-pin external connector.</p> <p>0 or OFF - Means the associated port's external clock line will be an input 1 or ON - Means the associated port's external clock line will be an output</p>	
<b>Examples</b>	<b>Command / Query</b>	<b>Response (<i>Description</i>)</b>
	OUTPut:CLOCK:ENAB 0 ON OUTPut:CLOCK:ENAB? 0	1
<b>Related Commands</b>	OUTPut:CLOCK:POLarity <port> <edge> OUTPut:CLOCK:SOURce <port> <source>	

## OUTPut:CLOCK:POLarity

<b>Purpose</b>	To control the polarity of the specified port's external clock line.	
<b>Type</b>	Setting	
<b>Command Syntax</b>	OUTPut:CLOCK:POLarity <port #> <edge>	
<b>Command Parameters</b>	<port #> = 0, 1, 2, 3, 4, 5 <edge> = NORMal   INVert	
<b>*RST Value</b>	NORMal	
<b>Query Syntax</b>	OUTPut:CLOCK:POLarity? <port #>	
<b>Query Parameters</b>	<port #> = 0, 1, 2, 3, 4, 5	
<b>Query Response</b>	NORM   INV	
<b>Description</b>	<p>The output clock polarity command controls the polarity of the specified port's external clock line. There are six individual clock circuits (see clock circuit description). A polarity of NORMal will produce a rising edge clock on the 68-pin external connector. A polarity of INVert will produce a falling edge clock on the 68-pin external connector.</p> <p><b>Note:</b> It is important to remember that the output clock source should be either GLOBAL or one of the eight TTLTrigger lines to control polarity.</p>	
<b>Examples</b>	<b>Command / Query</b>	<b>Response (<i>Description</i>)</b>
	OUTP:CLOC:POL 0 NORM OUTP:CLOC:POL? 0	NORM
<b>Related Commands</b>	OUTPut:CLOCK:ENABle <port> <boolean> OUTPut:CLOCK:SOURce <port> <source>	

## OUTPut:CLOCK:SOURce

<b>Purpose</b>	To select a signal to be used as the source for the output clock appearing on the 68-pin external connector.	
<b>Type</b>	Setting	
<b>Command Syntax</b>	OUTPut:CLOCK:SOURce <port #> <source>	
<b>Command Parameters</b>	<port #> = 0, 1, 2, 3, 4, 5 <source> = NONE   TTLT   IMM   GLOB	
<b>*RST Value</b>	NONE	
<b>Query Syntax</b>	OUTPut:CLOCK:SOURce? <port #>	
<b>Query Parameters</b>	<port #> = 0, 1, 2, 3, 4, 5	
<b>Query Response</b>	NONE   TTLT   IMM   GLOB	
<b>Description</b>	<p>The output clock source command selects a signal to be used as the source for the output clock, appearing on the 68-pin external connector.</p> <p><u>Source Parameter Description</u></p> <p><b>NONE:</b> This parameter will select GROUND as the clock source.</p> <p><b>TTLTrig:</b> This selects the VXIbus TRIGIN as the clock source. TRIGIN can be 1 of 8 trigger lines on the VXI bus. See INPut:TTLTrig.</p> <p><b>IMMediate:</b> This selects the Word Serial Event as the clock source. See TRIGger:SEQuence:IMMediate</p> <p><b>GLOBal:</b> This selects TRIGOUT as the clock source. See OUTPut:TTLTrig:SOURce.</p>	
<b>Examples</b>	<b>Command / Query</b>	<b>Response (Description)</b>
	OUTP:CLOC:SOUR 0 TTLT OUTP:CLOC:SOUR? 0	TTLT
<b>Related Commands</b>	OUTPut:CLOCK:ENABLE <port> <boolean> OUTPut:CLOCK:POLarity <port> <edge>	

## OUTPut:REGister:POLarity

<b>Purpose</b>	Controls the polarity at which output data is latched to the specified port	
<b>Type</b>	Setting	
<b>Command Syntax</b>	OUTPut:REGister:POLarity <port #> <edge>	
<b>Command Parameters</b>	<port #> = 0, 1, 2, 3, 4, 5 <edge> = NORMal   INVert	
<b>*RST Value</b>	NORMal	
<b>Query Syntax</b>	OUTPut:REGister:POLarity? <port #>	
<b>Query Parameters</b>	<port #> = 0, 1, 2, 3, 4, 5	
<b>Query Response</b>	NORM   INV	
<b>Description</b>	<p>The Output Register Polarity command controls the polarity at which output data is latched to the specified port. A polarity of NORMal would cause the data to be latched out on a rising edge of the clock. A Polarity of INVert would cause the data to be latched out on a falling edge of the clock.</p> <p>Note, that it is important to remember that the output register must be operating in clocked mode in order for the polarity to affect the Output Register latching.</p>	
<b>Examples</b>	<b>Command / Query</b>	<b>Response (<i>Description</i>)</b>
	OUTP:REG:POL 0 NORM OUTP:REG:POL? 0	NORM
<b>Related Commands</b>	OUTPut:REGister:SOURce <port> <source>	

## OUTPut:REGister:SOURce

<b>Purpose</b>	Controls the source of the clock that will latch output data to the specified port	
<b>Type</b>	Setting	
<b>Command Syntax</b>	OUTPut:REGister:SOURce <port #> <source>	
<b>Command Parameters</b>	<port #> = 0, 1, 2, 3, 4, 5 <source> = NONE   TTLTrig   EXTernal   IMMEDIATE   GLOBal	
<b>*RST Value</b>	NONE	
<b>Query Syntax</b>	OUTPut:REGister:SOURce? <port #>	
<b>Query Parameters</b>	<port #> = 0, 1, 2, 3, 4, 5	
<b>Query Response</b>	NONE   TTLT   EXT   IMM   GLOB	
<b>Description</b>	<p>The Output Register Source command controls which clock source will be used to clock data to the output data port.</p> <p><u>Source Parameter Description</u></p> <p><b>NONE</b> : This disables the specified port's output clock. The data appearing on the specified port will latch out immediately.</p> <p><b>TTLTrig</b> : This selects the VXIbus TRIGIN as the clock source. TRIGIN can be 1 of 8 trigger lines on the VXI bus. See INPut:TTLTrig</p> <p><b>EXTernal</b> : This selects the port's associated CLK line coming from the 68 pin external connector as the clock source.</p> <p><b>IMMEDIATE</b> : This selects the Word Serial Event as the clock source See: TRIGger:SEquence:IMMEDIATE</p> <p><b>GLOBal</b> : This selects TRIGOUT as the clock source. See: OUTPut:TTLTrig:SOURce.</p> <p><b>Note:</b> The <b>NONE</b> selection is single buffered; all other selections are double buffered.</p>	
<b>Examples</b>	<b>Command / Query</b>	<b>Response (Description)</b>
	OUTPut:REG:SOUR 0 IMM OUTPut:REG:SOUR? 0	IMM
<b>Related Commands</b>	OUTPut:REGister:POLarity INPut:TTLTrigger INPut:TTLTrig:STATe *TRG TRIGger:SEquence:IMMEDIATE OUTPut:TTLTrig:SOURce	

## OUTPut:TTLTrig

<b>Purpose</b>	To select a specific VXIbus trigger line as TRIGOUT.	
<b>Type</b>	Setting	
<b>Command Syntax</b>	OUTPut:TTLTrig <n>	
<b>Command Parameters</b>	<n> = 0, 1, 2, 3, 4, 5, 6, 7	
<b>*RST Value</b>	0	
<b>Query Syntax</b>	OUTPut:TTLTrig?	
<b>Query Parameters</b>	N/A	
<b>Query Response</b>	0, 1, 2, 3, 4, 5,	
<b>Description</b>	The Output TTLTrig command controls which of the 8 VXI trigger lines will be configured as TRIGOUT.	
<b>Examples</b>	<b>Command / Query</b>	<b>Response (<i>Description</i>)</b>
	OUTP:TTLT 0 OUTP:TTLT?	0
<b>Related Commands</b>	OUTPut:TTLTrig:STATE <boolean> OUTPut:TTLTrig:SOURce <source>	

## OUTPut:TTLTrig:POLarity

<b>Purpose</b>	To control the polarity of the TTL TRIGGER signal.	
<b>Type</b>	Setting	
<b>Command Syntax</b>	OUTPut:TTLTrig:POLarity <edge>	
<b>Command Parameters</b>	<edge> = NORMal   INVert	
<b>*RST Value</b>	NORMal	
<b>Query Syntax</b>	OUTPut:TTLTrig:POLarity?	
<b>Query Parameters</b>	None	
<b>Query Response</b>	NORM   INV	
<b>Description</b>	<p>The Output TTLTrig polarity command controls the polarity of the TTL TRIGGER signal driving the VXI trigger line. When polarity is NORMal the selected VXIbus trigger line will provide a rising edge trigger. When polarity is INVerted the selected VXIbus trigger line will provide a falling edge trigger.</p> <p><b>Note:</b> It is important to remember that the output TILT Source should be one of the six external clocks.</p>	
<b>Examples</b>	<b>Command / Query</b>	<b>Response (<i>Description</i>)</b>
	OUTP:TTLT:POL NORM OUTP:TTLT:POL?	NORM
<b>Related Commands</b>	OUTPut:TTLTrig <n> OUTPut:TTLTrig:STATe <boolean> OUTPut:TTLTrig:SOURce <source>	



## OUTPut:TTLTrig:SOURce

<b>Purpose</b>	Selects the source for the internal signal TRIGOUT	
<b>Type</b>	Setting	
<b>Command Syntax</b>	OUTPut:TTLTrig:SOURce <source>	
<b>Command Parameters</b>	<source> = EXTernal0-5   IMMEDIATE   NONE	
<b>*RST Value</b>	NONE	
<b>Query Syntax</b>	OUTPut:TTLTrig:SOURce?	
<b>Query Parameters</b>	N/A	
<b>Query Response</b>	EXT0-5   IMM   NONE	
<b>Description</b>	<p>The Output TTLTrig Source command selects which signal (EXTernal0-5, IMMEDIATE, or NONE) will be used as the TRIGOUT signal. The TRIGOUT signal is referred to throughout this manual as GLOBAL.</p> <p><u>Source Parameter Description</u></p> <p><b>EXTernal0-5</b> : Selects one of the six external clocks as TRIGOUT. See the clock circuit description.</p> <p><b>IMMEDIATE</b> : This selects the Word Serial Trigger event as TRIGOUT. See <b>*TRG</b> and <b>TRIGger:SEquence:IMMEDIATE</b>.</p> <p><b>NONE:</b> : This parameter routes Ground to TRIGOUT thereby selecting no signal as TRIGOUT.</p>	
<b>Examples</b>	<b>Command / Query</b>	<b>Response (Description)</b>
	OUTP:TTLT:SOUR IMM OUTP:TTLT:SOUR?	IMM
<b>Related Commands</b>	INPut:REGister:SOURce OUTPut:CLOCK:SOURce OUTPut:REGister:SOURce OUTPut:TTLTrig OUTPut:TTLTrig:STATE OUTPut:TTLTrig:POLarity STATus:INTerrupt:ENABLE	

## OUTPut:TTLTrig:STATE

<b>Purpose</b>	To enable or disable the TTL TRIGGER driving the VXIbus trigger lines.	
<b>Type</b>	Setting	
<b>Command Syntax</b>	OUTPut:TTLTrig:STATE <boolean>	
<b>Command Parameters</b>	<boolean> = 0   1   OFF   ON	
<b>*RST Value</b>	0	
<b>Query Syntax</b>	OUTPut:TTLTrig:STATE?	
<b>Query Parameters</b>	N/A	
<b>Query Response</b>	0   1	
<b>Description</b>	The Output TTLTrig State command enables or disables the selected trigger line driven by the TTL TRIGGER onto the VXIbus.	
<b>Examples</b>	<b>Command / Query</b>	<b>Response (<i>Description</i>)</b>
	OUTP:TTLT:STAT OFF OUTP:TTLT:STAT?	0
<b>Related Commands</b>	OUTPut:TTLTrig <n> OUTPut:TTLTrig:SOURce <source>	

## READ?

<b>Purpose</b>	To obtain an 8-bit value from one of the input ports.	
<b>Type</b>	Query	
<b>Command Syntax</b>	None - query only	
<b>Command Parameters</b>	N/A	
<b>*RST Value</b>	N/A	
<b>Query Syntax</b>	READ? <port #>	
<b>Query Parameters</b>	<port #> = 0, 1, 2, 3, 4, 5	
<b>Query Response</b>	Numeric ASCII value from 0 to 255	
<b>Description</b>	<p>The Read command will fetch data from the specified input port. By definition this command is a query and will respond with the value read from the data register. The format of the returned data is set with the FORMat command.</p> <p>This command requires that the register be enabled as an input port. If the port is configured as an output the current value is returned. The operation mode of the register (clocked or transparent) can also affect what data is currently in the register.</p>	
<b>Examples</b>	<b>Command / Query</b>	<b>Response (<i>Description</i>)</b>
	READ? 2	The data currently in the register.
<b>Related Commands</b>	SOURce:DATA:ENABle <port> <boolean> INPut:REGister:SOURce <port> <source> FORMat <type>	

## READ? CLOCks

<b>Purpose</b>	Queries the clock line levels	
<b>Type</b>	Query	
<b>Command Syntax</b>	N/A	
<b>Command Parameters</b>	N/A	
<b>*RST Value</b>	N/A	
<b>Query Syntax</b>	READ? CLOCks	
<b>Query Parameters</b>	N/A	
<b>Query Response</b>	0 to 63 decimal	
<b>Description</b>	The Read Clocks command queries and returns the clock line levels. The 6-bit response signifies a high or low on each clock line 0 through 5.	
<b>Examples</b>	<b>Command / Query</b>	<b>Response (<i>Description</i>)</b>
	READ? CLOC	24 ( <i>See table below.</i> )
<b>Related Commands</b>	OUTPut:CLOCk:ENABle	


5	4	3	2	1	0	Bits
0	1	1	0	0	0	Clock lines 3 and 4 high would return a decimal value of 24.

## READ? CONTrol

<b>Purpose</b>	Queries the I/O control line levels.																
<b>Type</b>	Query																
<b>Command Syntax</b>	N/A																
<b>Command Parameters</b>	N/A																
<b>*RST Value</b>	N/A																
<b>Query Syntax</b>	READ? CONTrol																
<b>Query Parameters</b>	N/A																
<b>Query Response</b>	0 to 63 decimal																
<b>Description</b>	<p>The Read Control command queries and returns the I/O control line levels. The 6-bit response signifies a high or low on each control line 0 through 5.</p> <p>The control lines (I/O*0 through I/O*5) are accessed from the front panel. These signals are normally pulled high. The user has the option of setting SOURce:DATA:ENABle to <b>0</b> or <b>OFF</b> (which is the default) and controlling the ports as inputs or outputs by driving the front panel control lines. The following table shows the logic “or” port outputs (the I/O control line input end up inverted):</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>Source Data Enable</th><th>User I/O Control</th><th>Port</th></tr> </thead> <tbody> <tr> <td>0</td><td>0</td><td>Output</td></tr> <tr> <td>0</td><td>1</td><td>Input (Default condition)</td></tr> <tr> <td>1</td><td>0</td><td>Output</td></tr> <tr> <td>1</td><td>1</td><td>Output</td></tr> </tbody> </table>		Source Data Enable	User I/O Control	Port	0	0	Output	0	1	Input (Default condition)	1	0	Output	1	1	Output
Source Data Enable	User I/O Control	Port															
0	0	Output															
0	1	Input (Default condition)															
1	0	Output															
1	1	Output															
<b>Examples</b>	<b>Command / Query</b>	<b>Response (<i>Description</i>)</b>															
	READ? CONT	12 ( <i>See table below.</i> )															
<b>Related Commands</b>	SOURce:DATA:ENABle																

5	4	3	2	1	0	Bits
0	1	1	0	0	0	I/O Control lines 2 and 3 would return a decimal value of 12.

## READ? ISENse

<b>Purpose</b>	Queries the drive disable/over-current status level of each group of six lines.	
<b>Type</b>	Query	
<b>Command Syntax</b>	N/A	
<b>Command Parameters</b>	N/A	
<b>*RST Value</b>	N/A	
<b>Query Syntax</b>	READ? ISENse	
<b>Query Parameters</b>	N/A	
<b>Query Response</b>	0 to 255 decimal	
<b>Description</b>	<p>The Read ISense command queries and returns the drive disabled status on each group of six lines. The 8-bit response signifies a high or low on each 6-line grouping. Each 6-line grouping corresponds with one hardware driver chip. An over-current condition occurs when the combined current through the six lines goes over 1.8 A. If over-current is detected (a high) for more than 80 ms, the drive is removed (or disabled) from all six lines. Each group of six lines is associated with one or two ports as follows:</p>  <p style="text-align: center;"><b>DRIVERS</b></p> <p style="text-align: center;">Over-Current Sense Lines 6 ea. Bit      I/O Lines 8 ea. Port</p> <p style="text-align: center;"><b>BITS</b></p> <p style="text-align: right;"><b>PORT 0</b> <b>PORT 1</b> <b>PORT 2</b> <b>PORT 3</b> <b>PORT 4</b> <b>PORT 4</b> <b>PORT 5</b></p>	
<b>Examples</b>	<b>Command / Query</b>	<b>Response (Description)</b>
	READ? ISEN	0
<b>Related Commands</b>	RESet:ISENse *STB?	

## RESet:ISENse

<b>Purpose</b>	Resets drive disable of a group of six lines	
<b>Type</b>	Event	
<b>Command Syntax</b>	RESet:ISENse <bits>	
<b>Command Parameters</b>	<bits> = 0 to 255 decimal	
<b>*RST Value</b>	N/A	
<b>Query Syntax</b>	N/A	
<b>Query Parameters</b>	N/A	
<b>Query Response</b>	N/A	
<b>Description</b>	The Reset ISense command resets drive disable in a group of six lines after an over-current condition is cleared. Each bit corresponds to a group of six lines. It would be most common just to reset all the lines at once by entering 255. See <b>READ? ISENse</b> for more information.	
<b>Examples</b>	<b>Command / Query</b>	<b>Response (<i>Description</i>)</b>
	RES:ISEN 255	(Resets all the 6-line groups.)
<b>Related Commands</b>	READ? ISENse *STB?	

## SOURce:DATA

<b>Purpose</b>	Writes an 8-bit data value to the specified output port.	
<b>Type</b>	Event.	
<b>Command Syntax</b>	SOURce:DATA <port #> <n>	
<b>Command Parameters</b>	<port #> = 0, 1, 2, 3, 4, 5 <n> = 0 - 255	
<b>*RST Value</b>	1 on all ports	
<b>Query Syntax</b>	SOURce:DATA? <port #>  The query returns the last value written to the data register, regardless of the direction the data register is currently being driven. The format of the returned information is determined by the FORMat command.	
<b>Query Parameters</b>	<port #> = 0, 1, 2, 3, 4, 5	
<b>Query Response</b>	0 - 255	
<b>Description</b>	The Source Data command will write an 8-bit value to the specified output port.  This command requires that the register be enabled as an output port. The operation mode of the register (clocked or transparent) can also affect what data is actually presented to the external connector.	
<b>Examples</b>	<b>Command / Query</b>	<b>Response (<i>Description</i>)</b>
	SOUR:DATA 0 87 SOUR:DATA? 0	87
<b>Related Commands</b>	SOURce:DATA:ENABLE <port> <boolean> OUTPut:REGister:SOURce <port> <source> FORMat <type>	



## SOURce:DATA:ENABLE

<b>Purpose</b>	Sets the direction in which the module's ports will be driven.	
<b>Type</b>	Setting	
<b>Command Syntax</b>	SOURce:DATA:ENABLE <port #> <boolean>	
<b>Command Parameters</b>	<port #> = 0, 1, 2, 3, 4, 5 <boolean> = 0   1   OF   ON	
<b>*RST Value</b>	0	
<b>Query Syntax</b>	SOURce:DATA:ENABLE? <port #>	
<b>Query Parameters</b>	<port #> = 0, 1, 2, 3, 4, 5	
<b>Query Response</b>	0   1	
<b>Description</b>	<p>The Source Data Enable command controls the direction of the I/O data buffers as either read or write.</p> <p>ON or 1 sets the port as an output, OFF or 0 sets the port as an input.</p>	
<b>Examples</b>	<b>Command / Query</b>	<b>Response (<i>Description</i>)</b>
	SOUR:DATA:ENAB 0 ON SOUR:DATA:ENAB? 0	1
<b>Related Commands</b>	SOURce:DATA <n> READ? <port #>	

## SOURce:DATA:POLarity

<b>Purpose</b>	Sets the output polarity on an 8-bit port.	
<b>Type</b>	Setting	
<b>Command Syntax</b>	SOURce:DATA:POLarity <port #> {NORMal   INVert}	
<b>Command Parameters</b>	<port #> = 0, 1, 2, 3, 4, 5 NORMal = 1 in / 1 out INVert = 1 in / 0 out	
<b>*RST Value</b>	NORMal on all ports	
<b>Query Syntax</b>	SOURce:DATA:POLarity? <port #>	
<b>Query Parameters</b>	<port #> = 0, 1, 2, 3, 4, 5	
<b>Query Response</b>	NORM   INV	
<b>Description</b>	The Source Data Polarity command sets the output polarity on an 8-bit port.	
<b>Examples</b>	<b>Command / Query</b>	<b>Response (<i>Description</i>)</b>
	SOUR:DATA:POL 1 INV SOUR:DATA:POL? 1	( <i>Inverts the output on port 1.</i> ) INV
<b>Related Commands</b>	SOURce:DATA:ENABle <port> <boolean>	

## STATus:INTerrupt:ENABle

<b>Purpose</b>	Enables and sets the interrupt trigger source, or disables the interrupt to the backplane.	
<b>Type</b>	Setting	
<b>Command Syntax</b>	STATus:INTerrupt:ENABle <source>	
<b>Command Parameters</b>	<source> = EXTeRnal <n>, GLOBal, NONE	
<b>*RST Value</b>	NONE	
<b>Query Syntax</b>	STATus:INTerrupt:ENABle?	
<b>Query Parameters</b>	N/A	
<b>Query Response</b>	EXT <n>, GLOB, NONE	
<b>Description</b>	<p>The Status Interrupt enable command selects a source for the interrupt trigger.</p> <p><u>Source Parameter Description</u></p> <p><b>EXT 0-5</b> : This selects 1 of 6 external clocks. See the clock circuit description.</p> <p><b>GLOB</b> : This selects TRIGOUT as the interrupt trigger. See TTLTRIG diagram.</p> <p><b>NONE</b> : This parameter will select GROUND as the interrupt trigger source, thus providing a logic level low</p>	
<b>Examples</b>	<b>Command / Query</b>	<b>Response (<i>Description</i>)</b>
	STAT:INT:ENAB EXT3 STAT:INT:ENAB?	EXT3
<b>Related Commands</b>	STATus:INTerrupt:PTRansition <boolean> STATus:INTerrupt:NTRansition <boolean>	

## STATus:INTerrupt:NTRansition

<b>Purpose</b>	Sets the transition on which the interrupt trigger will occur.	
<b>Type</b>	Setting	
<b>Command Syntax</b>	STATus:INTerrupt:NTRansition <boolean>	
<b>Command Parameters</b>	<boolean> = 0   1   OFF   ON	
<b>*RST Value</b>	OFF	
<b>Query Syntax</b>	STATus:INTerrupt:NTRansition?	
<b>Query Parameters</b>	N/A	
<b>Query Response</b>	<boolean> = 0   1   OFF   ON	
<b>Description</b>	<p>The Status Interrupt NTRansition sets the transition on which the interrupt trigger will occur. If the negative transition is set to on, then a falling edge trigger will generate an interrupt. If the negative transition is off then a rising edge trigger will generate an interrupt.</p> <p><b>Note:</b> It is important to remember that the interrupt trigger source should be either GLOBAL or 1 of the 6 external clocks for setting the interrupt trigger source to occur on a negative transition.</p>	
<b>Examples</b>	<b>Command / Query</b>	<b>Response (<i>Description</i>)</b>
	STAT:INT:NTR 1	
	STAT:INT:NTR?	1
	STAT:INT:NTR 0	
	STAT:INT:NTR?	0
	STAT:INT:PTR?	1
<b>Related Commands</b>	STATus:INTerrupt:ENABle <source> STATus:INTerrupt:PTRansition <boolean>	

## STATus:INTerrupt:PTRansition

<b>Purpose</b>	Sets the transition on which the Interrupt Trigger will occur.	
<b>Type</b>	Setting	
<b>Command Syntax</b>	STATus:INTerrupt:PTRansition <boolean>	
<b>Command Parameters</b>	<boolean> = 0   1   OFF   ON	
<b>*RST Value</b>	ON	
<b>Query Syntax</b>	STATus:INTerrupt:PTRansition?	
<b>Query Parameters</b>	N/A	
<b>Query Response</b>	<boolean> = 0   1   OFF   ON	
<b>Description</b>	<p>The Status Interrupt PTRansition sets the transition on which the interrupt trigger will occur. If the positive transition is set to on, then a rising edge trigger will generate an interrupt. If the positive transition is off then a falling edge trigger will generate an interrupt.</p> <p><b>Note:</b> It is important to remember that the interrupt trigger source should be either GLOBAL or 1 of 6 external clocks for setting the interrupt trigger source to occur on a positive transition.</p>	
<b>Examples</b>	<b>Command / Query</b>	<b>Response (<i>Description</i>)</b>
	STAT:INT:PTR 1	1
	STAT:INT:PTR?	
	STAT:INT:PTR 0	0
	STAT:INT:PTR?	
	STAT:INT:NTR?	1
<b>Related Commands</b>	STATus:INTerrupt:ENABle <source> STATus:INTerrupt:NTRansition <boolean>	

## TRIGger:SEQuence:IMMediate

<b>Purpose</b>	A word serial event which generates a short pulse.	
<b>Type</b>	Event	
<b>Command Syntax</b>	TRIGger:SEQuence:IMMediate	
<b>Command Parameters</b>	None	
<b>*RST Value</b>	N/A	
<b>Query Syntax</b>	None	
<b>Query Parameters</b>	N/A	
<b>Query Response</b>	N/A	
<b>Description</b>	This command generates a short pulse or a word serial event for the trigger signal.	
<b>Examples</b>	<b>Command / Query</b>	<b>Response (<i>Description</i>)</b>
	TRIG:SEQ:IMM	
<b>Related Commands</b>	*TRG	

## SCPI REQUIRED COMMANDS

### STATus:OPERation?

<b>Purpose</b>	Queries the Operation Status Event Register.	
<b>Type</b>	Required SCPI command	
<b>Command Syntax</b>	None - query only	
<b>Command Parameters</b>	N/A	
<b>*RST Value</b>	N/A	
<b>Query Syntax</b>	STATus:OPERation[:EVENTt]?	
<b>Query Parameters</b>	None	
<b>Query Response</b>	0	
<b>Description</b>	The Status Operation Event Register query is included for SCPI compliance. The VM1548C does not alter any of the bits in this register and always reports a 0.	
<b>Examples</b>	<b>Command / Query</b>	<b>Response (<i>Description</i>)</b>
	STAT:OPER?	0
<b>Related Commands</b>	None	

## STATus:OPERation:CONDition?

<b>Purpose</b>	Queries the Operation Status Condition Register.	
<b>Type</b>	Required SCPI command	
<b>Command Syntax</b>	None - query only	
<b>Command Parameters</b>	N/A	
<b>*RST Value</b>	N/A	
<b>Query Syntax</b>	STATus:OPERation:CONDition?	
<b>Query Parameters</b>	None	
<b>Query Response</b>	0	
<b>Description</b>	The Operation Status Condition Register query is provided for SCPI compliance only. The VM1548C does not alter the state of any of the bits in this register and always reports a 0.	
<b>Examples</b>	<b>Command / Query</b>	<b>Response (<i>Description</i>)</b>
	STAT : OPER : COND ?	0
<b>Related Commands</b>	None	



## STATus:OPERation:ENABle

<b>Purpose</b>	Sets the Operation Status Enable Register.	
<b>Type</b>	Required SCPI command	
<b>Command Syntax</b>	STATus:OPERation:ENABle <NRf>	
<b>Command Parameters</b>	<NRf >= numeric ASCII value from 0 to 32767	
<b>*RST Value</b>	0	
<b>Query Syntax</b>	STATus:OPERation:ENABle?	
<b>Query Parameters</b>	None	
<b>Query Response</b>	Numeric ASCII value from 0 to 32767	
<b>Description</b>	<p>The Operation Status Enable Register is included for SCPI compatibility and the VM1548C does not alter any of the bits in this register.</p> <p>The register layout is as follows:</p> <ul style="list-style-type: none"> <li>Bit 0 - Calibrating</li> <li>Bit 1 - Setting</li> <li>Bit 2 - Ranging</li> <li>Bit 3 - Sweeping</li> <li>Bit 4 - Measuring</li> <li>Bit 5 - Waiting for trigger</li> <li>Bit 6 - Waiting for arm</li> <li>Bit 7 - Correcting</li> </ul>	
<b>Examples</b>	<b>Command / Query</b>	<b>Response (Description)</b>
	STAT:OPER:ENAB 0 STAT:OPER:ENAB?	0
<b>Related Commands</b>	None	

## STATus:PRESet

<b>Purpose</b>	Presets the Status Registers.	
<b>Type</b>	Required SCPI command	
<b>Command Syntax</b>	STATus:PRESet	
<b>Command Parameters</b>	None.	
<b>*RST Value</b>	N/A	
<b>Query Syntax</b>	None - command only	
<b>Query Parameters</b>	N/A	
<b>Query Response</b>	N/A	
<b>Description</b>	The Status Preset command enables the over-current questionable event.	
<b>Examples</b>	<b>Command / Query</b>	<b>Response (<i>Description</i>)</b>
	STAT : PRES	
<b>Related Commands</b>	None	

## STATus:QUEStionable:CONDition?

<b>Purpose</b>	Queries the Questionable Status Condition Register.	
<b>Type</b>	Required SCPI command	
<b>Command Syntax</b>	None - query only	
<b>Command Parameters</b>	N/A	
<b>*RST Value</b>	N/A	
<b>Query Syntax</b>	STATus:QUEStionable:CONDition?	
<b>Query Parameters</b>	None	
<b>Query Response</b>	0 = no over-current condition 1 = over-current condition	
<b>Description</b>	<p>The Questionable Status Condition Register query returns one bit that indicates what the over-current sense condition is. A “1” signifies there is an over-current condition; a “0” signifies that there is no over-current condition.</p> <p><b>Note:</b> This is an internal latched over-current condition. The over-current condition must be removed, and the <b>RESet:ISENse</b> command issued, in order to reset this indication.</p>	
<b>Examples</b>	<b>Command / Query</b>	<b>Response (<i>Description</i>)</b>
	STAT:QURES:COND?	0
<b>Related Commands</b>	None	

## STATus:QUEStionable:ENABle

<b>Purpose</b>	Sets the Questionable Status Enable Register.	
<b>Type</b>	Required SCPI command.	
<b>Command Syntax</b>	STATus:QUEStionable:ENABle <NRf>	
<b>Command Parameters</b>	NRf = numeric ASCII value from 0 to 32767	
<b>*RST Value</b>	NRf must be supplied.	
<b>Query Syntax</b>	STATus:QUEStionable:ENABle?	
<b>Query Parameters</b>	None	
<b>Query Response</b>	Numeric ASCII value from 0 to 32767	
<b>Description</b>	<p>The Status Questionable Enable command sets the bits in the Questionable Status Enable Register. If this bit is set, an over-current can cause an interrupt.</p> <p>The Status Questionable Enable query reports the contents of the Questionable Status Enable Register.</p>	
<b>Examples</b>	<b>Command / Query</b>	<b>Response (<i>Description</i>)</b>
	STAT:QUES:ENAB 1 STAT:QUES:ENAB?	1
<b>Related Commands</b>	None	

## STATus:QUEStionable:EVENT?

<b>Purpose</b>	Queries the Questionable Status Event Register.	
<b>Type</b>	Required SCPI command	
<b>Command Syntax</b>	None - query only	
<b>Command Parameters</b>	N/A	
<b>*RST Value</b>	N/A	
<b>Query Syntax</b>	STATus:QUEStionable [:EVENT]?	
<b>Query Parameters</b>	None	
<b>Query Response</b>	0 = no over-current condition 1 = over-current condition	
<b>Description</b>	<p>The Questionable Status Event Register query indicates if there is an over-current condition.</p> <p><b>Note:</b> Reading the Event Register clears the bit.</p>	
<b>Examples</b>	<b>Command / Query</b>	<b>Response (<i>Description</i>)</b>
	STAT:QUES?	0
<b>Related Commands</b>	None	

## SYSTem:ERRor?

<b>Purpose</b>	Queries the Error Queue	
<b>Type</b>	Required SCPI command	
<b>Command Syntax</b>	None - query only	
<b>Command Parameters</b>	N/A	
<b>*RST Value</b>	N/A	
<b>Query Syntax</b>	SYSTem:ERRor?	
<b>Query Parameters</b>	None	
<b>Query Response</b>	ASCII string	
<b>Description</b>	<p>The System Error query is used to retrieve error messages from the error queue. The error queue will maintain the two error messages. If additional errors occur, the queue will overflow and the second and subsequent error messages will be lost. In the case of an overflow, an overflow message will replace the second error message. See the SCPI standard Volume 2: Command Reference for details on errors and reporting them. Refer to the “Error Messages” section of this manual for specific details regarding the reported errors.</p>	
<b>Examples</b>	<b>Command / Query</b>	<b>Response (<i>Description</i>)</b>
	SYST:ERR?	-350, “Queue overflow”
<b>Related Commands</b>	None	

## SYSTem:VERSion?

<b>Purpose</b>	Queries the SCPI version number with which the VM1548C complies.	
<b>Type</b>	Required SCPI command	
<b>Command Syntax</b>	None - query only	
<b>Command Parameters</b>	N/A	
<b>*RST Value</b>	N/A	
<b>Query Syntax</b>	SYSTem:VERSion?	
<b>Query Parameters</b>	None	
<b>Query Response</b>	Numeric ASCII value	
<b>Description</b>	The System Version query reports version of the SCPI standard with which the VM1548C complies.	
<b>Examples</b>	<b>Command / Query</b>	<b>Response (<i>Description</i>)</b>
	SYST:VERS?	1994.0
<b>Related Commands</b>	None	





# SECTION 5

---

## THEORY OF OPERATION

---

### INTRODUCTION

The VM1548C TTL I/O module is a VXI message-based device consisting of six channels of bi-directional I/O. The six channels, or ports, are configured as inputs or outputs in groups of eight bits that can be clocked from internal or external sources. The six channels can be remotely configured from the front panel connector I/O signal or from the VMIP module through SCPI commands. The clocking can be from one of eight VXI TTL trigger lines, a word serial event, or an externally supplied clock. This clocking method allows for large parallel data words to be transmitted or received. The VM1548C contains the capability to generate a TTL trigger onto the VXI backplane using a word serial event, one of six front panel clock inputs or from a TTL Trigger input. By utilizing the D16 access the VM1548C can achieve data throughput rates of 4 megabytes per second (MB/s).

The VM1548C contains 22  $\Omega$  series damping resistors on all data lines to reduce ringing during a data transition period and a RC network of a 120  $\Omega$  resistor in series with a 100 pF capacitor for termination of clock lines.

All channels (0 through 5) on the VM1548C perform identically, that is all buffers are loaded the same way, all channels are accessed the same, etc. Because of this similarity, for clarity, the theory of operation will describe channel 0 for byte wide and channels 0 and 1 for word wide operations.

---

# VXI INTERFACE

---

## DEVICE TRANSFERS (WRITE MODE)

When write transfers to the UUT are selected, the VM1548C will select the direction of the transfer, enable the clocks for the selected channel(s), latch the data into the I/O word buffer and clock the I/O data buffer using the appropriate triggering method.

### DIRECTION

Direction of transfer is controlled either from the front panel connector or from the Direction Control latch (see Figure 5-1). Upon receipt of the SCPI command for setting the direction, the Timing and Control FPGA decodes the VMIP address and issues the DOE\* signal to the read/write data buffer. This allows the transceiver (Read/Write Data Buffer) to be configured to write data when both signals are low. The Timing and Control FPGA then generates the PORTENA\* signal that provides a low signal to the Port Decoder. Address bits A0, A1, and A2 are decoded causing the Port Decoder to provide a low going edge clocking the Direction Control latch. This octal D latch provides the direction signal OUTENA0 that is OR'ed with the corresponding I/O signal from the front panel connector.


The front panel I/O signal is active low and is pulled to VCC through a 47 k $\Omega$  resistor. The signal is then inverted and routed to the OR gate. The result of OR'ing these two signals together provides a high on the I/O Data Buffer direction enable lines GBA\* and GAB. This signal is also routed to the I/O Word Buffer output write enable line OEAB1. This is done to avoid READ/WRITE contentions between the two buffers. The I/O buffers are now configured to drive the data to the UUT or the write mode.

### CLOCK ENABLE

Output clock enabling is accomplished when the VMIP module receives the SCPI command for output clock enable. The Timing and Control FPGA then decodes the address and control bits from the VMIP bus and generates the DOE\* signal to the Read/Write Data Buffer. The Timing and Control FPGA generates PORTENA\* enabling the Port Decoder as detailed previously. This time the address bits decode to PORT1\* clocking the Write Clock Enable latch. The output of this latch, CLKOUTENA0, is routed to the I/O Data Buffer clock enable line SAB.

## DATA LOAD

Loading of data into the I/O Word Buffer occurs when the VMIP receives the SCPI command for writing data. The Timing and Control FPGA decodes the address and control bits from the VMIP bus and generates the DOE\* signal to the Read/Write Data Buffer. The Timing and Control FPGA then issues the WRITE0\* signal to the selected I/O Word Buffer, thus latching the data. The I/O buffers are enabled and configured to transmit data from channel 0 to the UUT upon receipt of the proper clock or trigger.



**FIGURE 5-1: WRITE MODE BUFFER CONFIGURATION**

## DEVICE TRIGGERING (TTL INPUT TRIGGER)


The VM1548C is capable of both receiving and generating VXI TTL triggers. The generated TTL triggers may be used to signal another VXI instrument that a VM1548C event has occurred. The VM1548C can also receive any one of eight TTL triggers from the VXI backplane, TTL trigout, or a front panel connector clock line for use in triggering all six channels at once.

### TRIGGER DECODE

Upon receipt of the command that informs the Timing and Control FPGA that the input trigger feature has been selected. The Timing and Control FPGA generates the PORTENA\* signal that provides a low signal to the Port Decoder (see Figure 5-2). Address bits A0, A1, and A2 are decoded causing the Port Decoder to provide a low going edge clocking the Trigger Select latch. The Trigger Select latch then outputs the binary equivalent number that matches the desired trigger and the trigger input enable signal TINENA\*.

### TRIGGER SELECT

The select lines TINSEL0, TINSEL1, TINSEL2 and enable signal TINENA\* are then routed to the Trigger Input Mux. This 8:1 mux will select the desired trigger. The output of the Trigger Input Mux is the signal TRIGIN\* and is routed to the Timing and Control FPGA. Once inside the Timing and Control FPGA, the TRIGIN\* signal may be inverted to produce a falling edge if this feature has been selected or remain in the normal default state of a rising edge. The signal is then muxed to the output clock circuitry in the Timing and Control FPGA and routed to the selected I/O Data Buffer as CLKOUT0. The rising edge of this signal then clocks the I/O Data Buffer to drive the I/O data outputs onto the UUT.

**FIGURE 5-2: TTL TRIGGER INPUT**

## DEVICE TRANSFERS (READ MODE)

When read transfers from the UUT are selected, the VM1548C will select the direction of the transfer, enable the clocks for the selected channel(s), latch the data into the I/O Data Buffer, if double buffering is selected, using the appropriate triggering method and clock the I/O Word Buffer.

This clock, or trigger, can be from either a TTL trigger input, the front panel connector CLK input, a word serial event, or a TTL trigger out. The front panel connector CLK input will be used to trigger the latching of data into the I/O Data Buffer and then generate an Interrupt Request (IRQ) to the slot 0 controller.


## DIRECTION

Direction of transfer is controlled either from the front panel connector or from the Direction Control latch (see Figure 5-3). Upon receipt of the SCPI command, the Timing and Control FPGA decodes the VMIP address and issues the DOE\* signal to the Read/Write Data Buffer, allowing the data on the inputs to be available on the outputs when both signals are low. The Timing and Control FPGA then generates the PORTENA\* signal that provides a low signal to the Port Decoder. Address bits A0, A1 and A2 are decoded, causing the Port Decoder to provide a low going edge clocking the Direction Control latch. This octal D latch provides the direction signal OUTENA0, a low equates to read and a high equates to write. This, then, is OR'ed with the corresponding I/O signal from the front panel connector.

The front panel connector I/O signal is active low and is pulled to VCC through a 47 kΩ resistor. The signal is then inverted and routed to the OR gate. The result of OR'ing these two signals together provides a low on I/O Data Buffer direction enable lines GBA\* and GAB. This signal is also routed to the I/O Word Buffer output write enable line OEAB1. This is done to avoid READ/WRITE contentions between the two buffers. The I/O buffers are now configured to receive data from the UUT or the read mode.

## CLOCK ENABLE

Input clock enabling is accomplished when the VMIP module receives the SCPI command for input clock enable. The Timing and Control FPGA then decodes the address and control bits from the VMIP bus and generates the DOE\* signal to the Read/Write Data Buffer. The Timing and Control FPGA generates PORTENA\* enabling the Port Decoder as detailed previously. This time the address bits decode to PORT0\* clocking the Read Clock Enable latch. The output of this latch CLKINENA0 is routed to the I/O Data Buffer clock enable line SBA. Loading of data into the I/O Data Buffer occurs when the VM1548C receives the appropriate input clock or trigger as specified by the SCPI command.



**FIGURE 5-3: READ MODE BUFFER CONFIGURATION**

The CLK0 input from the UUT is terminated in the VM1548C by a RC network of 120  $\Omega$  to ground through a 100 pF capacitor and a 47 k $\Omega$  resistor to VCC. This termination value gives a time constant of 12 ns for fast rise times on input clocks and will not load the UUT driving source. The received clock, now referred to as CLOCK0, is routed to the Timing and Control FPGA. Once inside the Timing and Control FPGA, the CLOCK0 signal may be inverted to produce a falling edge if this feature has been selected or remain in the normal default state of a rising edge. The signal is then muxed to the input clock circuitry in the Timing and Control FPGA and routed to the selected I/O Data Buffer as CLKIN0.

## LATCH DATA

The rising edge of this signal then clocks the I/O Data Buffer to read data from the UUT. The CLOCK0 signal also causes the Timing and Control FPGA to generate an IRQ signal to the VXI backplane signaling incoming data from the UUT.

## READ DATA

Upon receipt of the SCPI command to read the data, the Timing and Control FPGA decodes the address and control bits from the VMIP bus and generates the READ0\* signal to the OEBA1 input of the I/O Word Buffer. This enables the I/O Word Buffer to input data from the I/O Data Buffer.

The Timing and Control FPGA then issues the READ signal to the previously enabled I/O Word Buffer thus latching the data. The Timing and Control FPGA generates the DOE\* signal to the Read/Write Data Buffer. This allows the input data from the UUT to be available on the VXI data bus.

Note that data inputs to the module do not contain pull-up or down-biasing resistors. If the user does not provide active or passive biasing of the data inputs, a read of the port may result in either a “1” or “0” being read from the data inputs.



# INDEX

## \*

*CLS .....	47, 51
*ESE .....	47, 52, 53
*ESR .....	47, 52, 53
*IDN? .....	47, 54
*OPC .....	47, 55
*OPC? .....	55
*RST .....	45, 47, 48, 49, 56
*STB? .....	47, 57
*TRG .....	47, 58
*TST .....	59
*TST? .....	47, 59
*WAI .....	47, 55, 60

## B

backplane .....	21
backplane jumpers .....	17
Bi-directional Clock Circuit .....	27

## C

CLK0-5 .....	23, 46
clock circuit .....	27
clock signal .....	27
Clocked Mode .....	46
command strings .....	28
connector .....	19
cooling .....	17

## D

Device transfers .....	98, 102
Device triggering .....	100
direct register access .....	11

## F

FORMat .....	48, 61, 75, 80, 82
Front panel .....	12

## I

IEEE 488.2 commands .....	45
IEEE 488.2 Common Commands .....	47
IMMEDIATE .....	23, 25, 26, 27, 46, 63
input clock .....	27
INPut:REGister:POLarity .....	62
INPut:REGister:SOURce .....	63
INPut:TTLTrig .....	64
INPut:TTLTrig:STAt .....	65
Instrument Specific SCPI Commands .....	48
interrupt .....	24, 27
Interrupt Circuit .....	24

## K

keyword .....	21, 22
---------------	--------

## L

logical address .....	17, 18
-----------------------	--------

## M

message-based .....	21
---------------------	----

## O

output clock .....	27
Output Register Circuit .....	25
OUTPut:CLOCK:ENABle .....	66
OUTPut:CLOCK:POLarity .....	67
OUTPut:CLOCK:SOURce .....	68
OUTPut:REGister:POLarity .....	69
OUTPut:REGister:SOURce .....	70
OUTPut:TTLTrig .....	71
OUTPut:TTLTrig:POLarity .....	72
OUTPut:TTLTrig:SOURce .....	73
OUTPut:TTLTrig:STAt .....	74

## P

parameter .....	22
Port .....	25, 26, 30, 38, 46, 48
power .....	17, 18
programming language .....	21

## R

Read mode .....	30, 31
READ? .....	75
READ? CLOCKs .....	76
READ? CONTrol .....	77
READ? ISENse .....	78
Required SCPI commands .....	45
RESet:ISENse .....	79

## S

SCPI .....	11, 28, 97, 98, 102, 104
SCPI Required Commands .....	49
SOURce:DATA .....	80
SOURce:DATA:ENABle .....	81
SOURce:DATA:POLarity .....	82
Specifications .....	15
STATus:INTerrupt:ENABle .....	83
STATus:INTerrupt:NTRansition .....	84
STATus:INTerrupt:PTRansition .....	85
STATus:OPERation:CONDition? .....	88
STATus:OPERation:ENABle .....	89
STATus:OPERation? .....	87
STATus:PRESet .....	90
STATus:QUESTionable:CONDition? .....	91
STATus:QUESTionable:ENABle .....	92
STATus:QUESTionable:EVENT .....	93
syntax .....	21
SYSTem:ERRor? .....	94
SYSTem:VERSion? .....	95

## T

timing and control .....	24
Transparent Mode .....	46
tree-structured language .....	21
TRIGger:SEquence:IMMediate .....	86
TRIGOUT .....	25, 26, 27, 46, 63, 68, 70, 71, 83
TTL Trigger .....	30
TTLTRIG .....	23, 27, 46, 63, 83
TTLTRIGGER .....	23, 46

**V**

VMIP ..... 11, 12, 30, 97, 98, 102, 104  
VXI ..... 11, 30, 32, 38, 97, 98, 100, 103, 104  
VXI message-based interface ..... 13  
VXIbus ..... 21

**W**

WEEE ..... 8  
Write mode ..... 28  
Write/read mode ..... 33