

FYS4220 Lab. exercise 2
due September 29, 2014

Version 1.3

September 8, 2014

Introduction and requirements

In this assignment you will design a master controller for a Two Wire Interface (TWI) based on the I2C protocol [1, 2, 3]. The controller will be implemented in VHDL using a state machine approach, and will be used to interface the TMP175 digital temperature sensor [4].

Requirements (due date: 29/09-2014):

- The i2c_master.vhd design file.
- The tb_lab2_gx.vhd test bench to validate correct behaviour of the I2C master controller.
- A well structured report (with coverpage and in pdf-format) describing what you have done and any problems you have encountered during the work.
- The report should include screenshots of the wave diagram generated by the test bench simulation.
- The tb_lab2_gx.vhd, i2c_master.vhd and report (pdf-format) should be attached and submitted by email to ketil.roed [at] fys.uio.no. The filename of the report should contain your name(s) and group number (group numbers will be defined soon). Avoid the use of spaces in the filename (an underscore can instead be used as a separator if needed).

Version control

Version	Date	Comment
1.0	October 1, 2013	First published.
1.1	October 7, 2013	Updated info concerning the busy signal and sMACK state (See table 1.4).
1.2	October 10, 2013	Corrected information in table 1.4 related to the use of ack_error (sIDLE) and busy (in table caption).
1.3	September 8, 2014	Updated due date and references.

Table 1: Version control.

Part 1

1.1 The TWI/I2C bus

The Two Wire Interface (TWI) is a serial peripheral interface bus and compatible with the I2C protocol. Only two wires are required for communication on the bus, a serial data line (SDA) and a serial clock line (SCL). The lines are bidirectional with pull-up resistors, as seen in figure 1.1, to keep a logic high level when no devices are driving the bus.




Figure 1.1:

Some main features of the I2C bus are:

- Each device connected to the bus is addressable by a unique 7-bit (or 10-bit depending on the device used) address space.
- It is a true multi-master bus, however, for this assignment we will design for the simplified case of a single master.
- 8-bit serial data transfer
- Supports transfer speeds of upto 100 kbit/s in standard mode, up to 400 kbits/s in fast mode, and up to 3.4 Mbit/s in high speed mode. For the TMP175 fast mode is supported without any additional configuration. In order to operate at transfer speeds above 400 kbit/s, the master devices must issue an high speed mode master code as the first byte after a START condition [4]. High speed mode will not be used in this lab assignment. Keep in mind that the true data transfer rate will be lower than the bus frequency due to the use of control bits during e.g. START, STOP and acknowledge conditions.

- The number of ICs that can be connected to the same bus is limited only by the maximum bus capacitance of 400 pF.

The device that initiates the transfer on the bus is called a master, and the devices controlled by the master are slaves. The bus must be controlled by a master device that generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions. The main features of the message protocol are:

- Each message begins with a START conditions and ends with a STOP condition. START and STOP conditions are always generated by the master. The bus is considered to be busy after the START condition and free again a certain time after the STOP condition.
- START condition: A HIGH to LOW transition on the SDA line while the SCL line is HIGH (figure 1.2).
- STOP condition: A LOW to HIGH transistion on the SDA line while the SCL line is HIGH (figure 1.3).
- Every byte on the SDA line must be 8-bits long. The number of bytes that can be transmitted per transfer (between a START and a STOP condition is unrestricted and determined by the master.
- Data is transferred with the most significant (MSB) bit first.
- During the transfer of a bit the SDA line must remain stable while SCL is high, as any change in SDA while SCL is high will be interpreted as a control signal. This is clearly seen in figure 1.2 where transitions on SDA takes place during the LOW periods of the SCL, and where the level of SDA remains stable during the HIGH periods of SCL.
- Each receiving device, when addressed, is obliged to generate an Acknowledge bit. A device that acknowledges must pull down the SDA line in such a way that the SDA line remains stable LOW during the HIGH period of SCL. Data transfer is sent in eight clock pulses and followed by the Acknowledge bit during the ninth clock cycle. Figure 1.3 shows an example where the SDA is kept low after the LSB to indicate an Acknowledge condition. Afte the Acknowledge bit the SDA is released for a short while before the master pulls it down again in order to prepare for a LOW to HIGH transition indicating a STOP condition. the SCL




Figure 1.2: START condition.




Figure 1.3: STOP and Acknowledge conditions.

1.2 The TMP175 digital temperature sensor

The TMP175 is a digital temperature sensor with an internal Analog-to-Digital (A/D) converter and internal configuration and storage registers. The internal register structure is depicted in figure 1.4. The temperature register is used to store a 9-, 10-, 11-, or 12-bit




Figure 1.4: TMP175 register structure [4].

output of the most recent conversion. Two bytes must be read to obtain the data, of which the respective 9-, 10-, 11-, or 12 MSBs are the temperature bits. The converter resolution (see table VIII in [4]) can be determined by manipulating the respective resolution control bits (R1 and R2) in the configuration registers (see figure 1.5). E.g., in order to enable the maximum 12-bit temperature resolution, the value x"60" (b"01100000") must be written to the configuration register. The two LSBs of the pointer register(see figures 1.6 and 1.7) are used to address the internal register of interest. More detailed information about the internal registers can be found in the TMP175 datasheet [4].

BYTE	D7	D6	D5	D4	D3	D2	D1	D0
1	OS	R1	R0	F1	F0	POL	TM	SD

Figure 1.5: TMP175 configuration register

P7	P6	P5	P4	P3	P2	P1	P0
0	0	0	0	0	0	Register Bits	

Figure 1.6: TMP175 pointer register

P1	P0	REGISTER
0	0	Temperature Register (READ Only)
0	1	Configuration Register (READ/WRITE)
1	0	T _{LOW} Register (READ/WRITE)
1	1	T _{HIGH} Register (READ/WRITE)

Figure 1.7: Pointer addresses of the internal registers in the TMP175.

1.3 The I2C master controller: i2c_master.vhd

In this lab. assignment you will implement a master controller module that must be able to:

- Address the TMP175 on the I2C bus,
- write to the pointer register in order to address the internal registers of the TMP175,
- write or read data to or from the internal registers of the TMP175.

1.3.1 Top-level interface

The top-level signal and generic interfaces are listed in tables 1.1 and 1.2. Generics are useful to increase the flexibility of the VHDL code and will in this case be used to determine internal enable signals in addition to the SCL clock frequency. More information about generics can be found on page 127 in [5]. Internal signals to be used are listed in table 1.3.

Signal name	Direction	width	Description
clk	in	1	system clock
areset_n	in	1	asynchronous active low reset
ena	in	1	module enable
addr	in	7	address of target slave
rnw	in	1	Read/nWrite command ('0'=write)
data_wr	in	8	data to be written to slave
data_rd	out	8	data read from slave
busy	out	1	indicates transaction in progress
ack_error	out	1	flagged if no acknowledge from slave
sda	inout	1	bidirectional serial i2c data
scl	inout	1	bidirectional serial i2c clock

Table 1.1: Top-level signal interface of the i2cmaster.vhd. All signals are of type std_logic or std_logic_vector.

Generic name	Type	Default value	Description
system_clk	integer	50_000_000	system clock in Hz
bus_clk	integer	400_000	i2c bus clock in Hz

Table 1.2: Top-level generic interface of the i2cmaster.vhd.

Signal name	Type	Width	Description
state	statetype	-	state machine signal
state_ena	std_logic	1	enables state transition (duration 1 system clk cycle)
scl_high_ena	std_logic	1	enable signal used for START and STOP conditions, data sample, and acknowledge
scl_clk	std_logic	1	internal i2c clk signal
scl_oe	std_logic	1	output enable for scl
ack_error_i	std_logic	1	Internal ack. error flag (ack_error <= ack_error_i)
rnw_i	std_logic	1	internal rnw bit (rnw_i <= addr_rnw(0))
sda_int	std_logic	1	internal sda signal
addr_rnw	std_logic_vector	8	latched address and Read/nWrite bit
data_tx	std_logic_vector	8	latched data to slave
data_rx	std_logic_vector	8	latched data from slave
bit_count	integer	range 0 to 7	counter to keep track of data bit

Table 1.3: Internal signals

1.3.2 The state machine process

The main control functionality will be implemented using a 1-process state machine according to the transition state diagram shown in figure 1.8. To help you getting started a brief description of each state is given in table 1.4. Note that the state machine process will run synchronous to the system clk and that a dedicated signal, state_ena, will be used to trigger the state transitions, see 1.3.3. The purpose of this trigger signal is to keep the duration of a state in units of the duration of a bit-transfer on the I2C bus.




Figure 1.8: Transition state diagram

State	Description
sIDLE	In this state the state machine waits for an event on the external enable signal <code>ena</code> . If external signal <code>ena</code> = '1' then sample inputs <code>data_wr</code> , <code>addr</code> and <code>rw</code> . Concatenate <code>addr</code> and <code>rw</code> into the 8-bit <code>addr_rnw</code> . Release the SDA line (pull <code>sda_int</code> high). If <code>ack_error</code> was active when entering sIDLE, it should only be reset when <code>ena</code> = '1'.
sSTART	The purpose of this state is to generate a START condition on the I2C bus at the center of the high period of SCL. On entering sSTART pull <code>sda_int</code> high. When <code>scl_high_ena</code> = '1' then pull <code>sda_int</code> low (center point of SCL high period).
sADDR	During this state the address bits in addition to the <code>rnw</code> bit will be written to the I2C bus. Assign <code>addr_rnw(bit_count)</code> to <code>sda_int</code> . If <code>bit_count</code> is not zero then decrement <code>bit_count</code> . If <code>bit_count</code> is zero, assign default value of 7 to <code>bit_count</code> .
sACK1	After writing the address to the I2C bus, the corresponding slave should acknowledge by pulling SDA LOW. The master must therefore release SDA. (Pull <code>sda_int</code> high). When <code>scl_high_ena</code> = '1' then check status of SDA line. If <code>sda</code> = '1' then assert <code>ack_error</code> .
sWRITE	During this state the respective data bits will be written to the I2C bus. Assign <code>data_tx(bit_count)</code> to <code>sda_int</code> . If <code>bit_count</code> is not zero then decrement <code>bit_count</code> . If <code>bit_count</code> is zero, assign default value of 7 to <code>bit_count</code> .
sREAD	During this state the slave will write data to the I2C bus. The master must therefore release the SDA line (Pull <code>sda_int</code> high). If <code>scl_high_ena</code> = '1' then assign <code>sda</code> to <code>data_rx(bit_count)</code> . If <code>bit_count</code> is not zero then decrement <code>bit_count</code> . If <code>bit_count</code> is zero, assign default value of 7 to <code>bit_count</code> .
sACK2	When the master has transferred the 8-data bits the slave will acknowledge this transfer by pulling SDA low during the ninth SCL clock cycle. During this state the master can also accept new commands. The master must therefore release the SDA line (pull <code>sda_int</code> high). Pull <code>busy</code> low. If the external enable signal <code>ena</code> is kept high at the same time as the external <code>rnw</code> signal is kept low, this initiates another byte write transaction and the input <code>data_wr</code> should be sampled into <code>data_tx</code> . If the external signal <code>ena</code> is kept high but external <code>rnw</code> is high, this indicates a restart condition and both the input <code>data_wr</code> and <code>addr</code> should be sampled in addition to the <code>rnw</code> input. When <code>scl_high_ena</code> = '1' then check status of SDA line. If <code>sda</code> = '1' then assert <code>ack_error</code> . If the external signal <code>ena</code> is pulled low, this indicates end of transactions and <code>sda_int</code> should be pulled low when moving to the sSTOP state.

sMACK	In the master acknowledge state the master can either ACK (<code>sda_int = '0'</code>) in order to continue reading data from the slave or it could NACK (<code>sda_int = '1'</code>) if no more data should be read. The busy line should be pulled low during the sMACK. If the external enable signal <code>ena</code> is kept high at the same time as the external <code>rnw</code> signal is kept low, this indicates a restart condition and both the input <code>data_wr</code> and <code>addr</code> should be sampled in addition to the <code>rnw</code> input. If during sMACK the input signal <code>ena</code> is pulled low, this indicates that the read transaction is completed and no more data should be read from the slave. In order to end the transaction, a NACK must be indicated to the slave. (Tips: Set default value of <code>sda_int</code> to '1'. <code>sda_int</code> should then be pulled low either if <code>ena = '1'</code> to prepare for the ACK, or when (<code>state_ena = '1'</code> and <code>ena = '0'</code>) to prepare for a stop condition.).
sSTOP	The purpose of this state is to generate a STOP condition on the I2C bus at the center of the high period of the SCL. When <code>scl_high_ena = '1'</code> then pull <code>sda_int</code> high.

Table 1.4: Description of state machine actions. The busy output port should be active in all states except the sIDLE, sACK2 and sMACK2 states.

1.3.3 The internal timing and trigger signals process

The I2C master controller will use the external onboard 50 MHz crystal as the system clock. In order to communicate on the I2C bus, generate the START and STOP conditions, sample the SDA line during reading of data and slave acknowledge, a dedicate process is needed to generate the lower frequency SCL clock and the appropriate internal trigger signals. Based on the generic inputs `system_clk` and `i2c_clk`, this process will use a counter (use process internal variable) to generate the correct timing. This process should generate the internal `scl_clk` according to value of the generic `i2c_clk`, in addition to the two trigger signals `state_ena` and `scl_high_ena`.

- Both trigger signals should be implemented with a duration of 1 system clock cycle.
- The `state_ena` signal will be used to trigger the transition of the state machine and should be generate at the center point of the low period of SCL.
- The `scl_high_ena` signal will be used to trigger the sampling of the SDA line during a read transaction or acknowledge condition, and the START and STOP conditions. It should therefore be generate at the center point of the high period of SCL.

1.3.4 Controlling the SDA and SCL line

The SDA and SCL lines of the I2C bus are bidirectional where pulling the line to ground is considered a logical zero while letting the line float (high impedance 'Z') is a logical one. For the SCL line an internal output enable signal, `scl_oe`, is used to control if the internal `scl_clk` signal or a high impedance value 'Z', is assigned to the output `scl`.

- When `scl_oe = '1'` then assign the internal signal `scl_clk` to the output port `scl`, else, assign `'Z'` to `scl`. `scl_oe` is controlled by the state machine and the `scl` output should be active as long as the state machine is not in the state `sIDLE`.

An internal signal, `sda_int`, is used as an intermediate signal for `sda` and controlled by the state machine. `sda_int` can take the values `'0'` or `'1'`.

- When `sda_int = '1'` assign `'Z'` to `sda`, else assign `'0'` to `sda`.

Both the `sda` and `scl` output should be implemented as purely combinational and concurrent statements.

Part 2

2.1 Testbench environment

To validate the correct behaviour of the I2C master controller you will implement a test bench to perform the following two steps:

- Set the temperature resolution to 12-bit.
- Read back the value of the temperature register.

Tables 2.1 through 2.3 lists the write and read procedures needed to perform these steps.

Byte	mode	Byte value	comment
1	write	“1001000” & rrw = '0'	address slave and indicate write
2	write	“00000001”	Write the address of the configuration register in to the pointer register
3	write	“01100000”	write to the configuration register and set 12-bit temperature resolution

Table 2.1: Write procedure to set 12-bit temperature resolution for the TMP175. The transaction is initiated with a START condition and ended with a STOP condition.

Byte	mode	Byte value	comment
1	write	“1001000” & rrw = '0'	address slave and indicate write
2	write	“00000000”	Write the address of the temp. register in to the pointer register

Table 2.2: Write procedure to address the temperature register. The transaction is initiated with a START condition and ended with a STOP condition.

Byte	mode	Byte value	comment
1	write	'1001000' & rnw = '0'	address slave and indicate read
2	read	-	read MSB from temperature register
3	read	-	read LSB from temperature register

Table 2.3: Read procedure to read the value of the temperature register. The transaction is initiated with a START condition and ended with a STOP condition.

References

- [1] I2C specifications. http://www.nxp.com/documents/user_manual/UM10204.pdf.
- [2] The I2C-bus and how to use it (Including specifications), Philips Semiconductors. http://www.i2c-bus.org/fileadmin/ftp/i2c_bus_specification_1995.pdf.
- [3] I2C Bus. <http://www.i2c-bus.org>.
- [4] Digital Temperature Sensor with Two-Wire Interface, Burr-Brown Products from Texas Instruments. <http://www.ti.com/lit/ds/symlink/tmp175.pdf>.
- [5] Brian Mealy and Fabrizio Teppero, *Free Range VHDL*, Release 1.17 . http://www.freerangefactory.org/dl/free_range_vhdl.pdf.