PER VICES CORPORATION

CRIMSON USER MANUAL

Change Log

2014-09-01: Rev A: Initial Release

2014-09-15: Rev B: Additional specification information, system architecture.

2014-09-18: Rev C: More information on system interfaces, initial configuration page showing the web UI.

2014-11-04: Rev D: Added register map, data format, updated specifications, added command guide to mem and uart-app.

2014-11-13: Rev E: Added more information on compatible NIC cards, updated Time board architecture section.

2015-01-06: Rev F: Updating to correct IP address to manual.

2015-01-12: Rev G: Added SFP+ configuration information.

2015-01-15: Rev H: Updated register map.

2015-01-23: Rev I: Updated IP addresses.

2015-03-03: Rev J: Moved + updated specification table about, added Crimson Update Chapter.

2015-03-04: Rev K: Added RF chain latency information, pending more information on DSP timings.

2015-05-14: Rev L: Including network flashing instructions, installation of Per Vices libUHD driver.

Contents

Preface 5
Obligatory Warnings 7
Specifications and Interfaces 11
System Architecture 17
Installation 21
Use and Operation 29
<i>Crimson Device Data Format</i> 33
CRIMSON Register Map 35
Updating Crimson 47
Last Chapter 57

Preface

Crimson

CRIMSON is a high performance, wide band, high gain, direct conversion quadrature software defined radio transceiver and signal processing platform. It has four channels, each comprised of independent receive and transmit blocks, capable of processing up to 322MHz of instantaneous RF bandwidth from DC to 6GHz and synchronized using a JESD204B subclass 1 link to ensure deterministic latency. Data may be processed on the device itself (we have an Altera Arria V ST FPGA SoC on-board), or sent over low latency dual 10GB Ethernet links by connecting the integrated SFP+ headers to a compatible 10GBASE-R network device.

Crimson is intended for advanced signal processing and data collection applications.

Congratulations!

Congratulations on your purchase of the PER VICES CRIMSON Transceiver! This manual is intended to provide you with useful information regarding the safe operation and use of your new Transceiver. Although it may be updated from time to time, you'll always be able to find the latest version on the Per Vices website¹.

In building CRIMSON, we aimed to provide advanced capabilities at the lowest possible price. This product aims to provide a sophisticated platform capable of advanced RF Signal processing and includes a robust, and fully integrated, RF chain.

Our hope is that you will find CRIMSON to be a useful and dependable companion in your engineering, development, and research efforts.

We welcome your feedback; please feel free to contact us at: *solutions@pervices.com*

¹ http://www.pervices.com

Obligatory Warnings

The following section contains important safety and regulatory information. Please pay attention to the following disclaimers, warnings, and cautions.

This device is intended for engineering, research, or science laboratory use only - it is not for open office or residential use!

Disclaimer

This product is provided «As Is». PER VICES is under no obligation to provide updates, upgrades, support, or maintenance of any kind. PER VICES specifically disclaims any and all warranties and guarantees, express, implied or otherwise, arising with respect to the use of this product including, but not limited, to the warranty of merchantability, the warranty of fitness for a particular purpose, and any warranty of non-infringement of the intellectual property rights of any third party. PER VICES neither assumes or authorizes any person to assume for it any other liability.

Your use of this device is at your own risk. PER VICES shall not be liable for you or any damages, direct or indirect, incurred or arising from the use of this product. In no event will PER VICES be liable for loss of profits, loss of use, loss of data, business interruption, nor for punitive, incidental, consequential, or special damages of any kind, however caused, and on any theory of liability, whether in contract, strict liability, or tort (including negligence or otherwise), arising in any way out of the use of this product, even if advised of the possibility of such damages.

Product Functionality

Every effort has been made to ensure that the device you receive is fully functional - each device is fully tested prior to shipping. However, risk of damage or loss is transferred immediately upon delivery to you - we do not generally accept returns or refunds on successfully delivered packages. That being said, we do want to ensure your This device has not been tested or approved by any agency or approvals body for Electrical Safety, Electromagnetic Compatibility, or Telecommunications at the time of distribution! You use this device at your own risk. experience with Per Vices and Crimson is a pleasant one and we encourage you to contact us at SOLUTIONS@PERVICES.COM if you have any problems.

Specifications

Every effort has been made to test and measure the validity of this equipment. However, we cannot guarantee the accuracy of specifications, and they may change at any time.

Warnings



WARNING RISK OF ELECTRIC SHOCK



Do not attempt to modify or touch this device while powered. Ensure host computer is properly grounded during operation. Disconnect AC power during installing or removal.



WARNING HOT SURFACE



This circuit board may become very hot during operation. Contact should be avoided.



WARNING LABORATORY USE ONLY



This device has not been approved by any agency or approvals body for Electrical Safety, Electromagnetic Compatibility, or Telecommunications at the time of distribution. Research use only!



ATTENTION OBSERVE ESD PRECAUTIONS



This device contains electrostatically sensitive components: it may be damaged by static discharges. Observe ESD precautions & proper grounding when handling, installing, or removing device.



ATTENTION RF TRANSMITTER



This device is capable of RF transmission on bands or frequencies subject to regulatory oversight. Operators are responsible to ensure use of this device meets local regulatory and legal standards, as they may apply to you and the band of interest. *This device is intended for test and measurement use only.*

Specifications and Interfaces

CRIMSON is a wide band, high gain, direct conversion quadrature transceiver and signal processing platform. Using analogue and digital conversion, it is capable of processing signal bandwidths up to 322MHz from approximately DC to 6GHz. CRIMSON is compatible with GnuRadio, and includes source code for many of its drivers and peripherals.

Absolute Maximum Ratings

Stresses beyond those listed in table 1, Absolute Ratings, may cause permanent damage to the device. These ratings are stress specifications only; functional operation of the product at these conditions is not implied - exposure to absolute maximum rating conditions for extended periods of time may affect reliability and is not recommended.

Specification	min	max	units
Operating Temperature	5	85	С
Storage Temperature	0	70	С
Input RF Power		15	dBm

Observed Performance

CRIMSON is a very flexible radio and signal processing platform that supports high bandwith communications over a wide tuning range. The hardware and signal processing capabilities may be configured to support a very wide variety of applications, each with their own figures of merit. It is therefore fairly challenging to provide uniform performance specifications across those different configurations.

To provide a general idea of what this product is capable of, table 2 on page 15 provides some conservative figures of the out-of-box performance of this product. Configuration of the product towards a specific application may see you exceed some of these figures at the As CRIMSON is capable of Digital Down/Up Conversion, superhet architectures can be implemented using Digital Down/Up Conversion on the FPGA.

Table 1: Absolute Ratings: Exposure or sustained operation at absolute ratings may permanently damage CRIMSON. Ensure fan intake vents (located on both sides of the device) are not blocked during operation. expense of others. For more information, please don't hesitate to contact us.

External Interfaces

CRIMSON has a number of user accessible external interfaces through which the device can connect to external sources and sinks. Speaking broadly, management functions are generally carried out over a web page, hosted by the CRIMSON transceiver, and accessible using the management Ethernet port on the front face of the device, and data is sent over the 10Gbps SFP+ ports. Receive and transmit antennas connect to the SMA connectors on the front of the device. Other peripherals ports provide access or the capability to improve functionality.

- 10/100 Management Port This connects to a Linux system that is running on the Hard Processing System located on the FPGA silicon, and provides a unified interface by which to control and configure the remaining devices.
- 10GBASE-R SFP+ There are two SFP+ ports on the front panel of the device that use 10GBASE-R encoding to directly communicate with an optical module and interface with a ten gigabit network. These ports directly interface with the FPGA fabric and support high bandwidth, low latency, communication between the ADCs and DACs.
- 50Ω SMA There are a number of standard SMA headers, which are used to connect to external antennas, sinks, or sources, including:
 - Rx The four independent receive channels may be connected to an external source or antenna
 - Tx The four independent transmit channels may be connected to external antennas or sinks
 - Ext. Ref An external 10MHz reference may be applied to this port in lieu of the default, internal, 10MHz reference
 - Ext. Sync An external sync may be applied to this port to synchronize the time keeping across multiple devices, using the features provided in the LMK04828 chip
 - Ext. VCO For the most demanding applications, an external VCO may be used to drive the LMK04828

It is important to note that not all 10Gbps NICs support 10GBASE-R protocols - it's important that you ensure the card you select supports communication using 10GBASE-R. If you have questions about this, please don't hesitate to ask us! outputs. This implies a completely external synchronization solution

- USB 2.0 A USB port is provided that connects to the Linux system running on the Hard Processor System.
- Micro-SD slot The FPGA and Hard Processor System may be rebooted or configured using an external Micro-SD card.
- Mini-SIM slot A Mini-SIM card may be connected, with its contacts directly interfacing to the FPGA fabric.
- ICE320 Power A standard «computer» cable plugs into this power to power the unit. The power supply accepts 120V or 240V.

Operating System

CRIMSON may be used with any operating system. After physically connecting the CRIMSON Transceiver to an external network or computer using its dedicated Ethernet management port, you may configure the device using the provided web interface. It is also possible to SSH into the small Linux distribution running on the processor onboard.

Network Interface Card (NIC) Requirements

CRIMSON uses a 10-gigabit Ethernet connection to quickly send and receive data. The CRIMSON uses a 10GBASE-R PHY that interfaces with the SFP+ port using a single, 10.3125Gbps serial lane and a scrambled 64B/66B coding scheme. It is very important to ensure that network devices or interfaces intended to be used to connect to CRIMSON support 10GBASE-R. The 10GBASE-R family includes 10GBASE-KR, 10GBASE-SR, 10GBASE-LR, and 10GBASE-ER interfaces.

Note that Crimson also requires active cabling: using passive, direct connect, SFP+ cables is not supported. We recommend using active optical cabling (AOC) with integrated SFP+ transceivers. Alternatively, you may also choose to use a fibre cable and a compatible 10GBASE-R SFP+ optical transceiver module.

If you have any questions or concerns about NIC card requirements, please do not hesitate to contact us!

Mechanical

CRIMSON conforms to a 1U form factor and 19-inch+ rack. A mechanical drawing in included in the Appendix. There is a significant difference between a 10GBASE-X interface (4 serial lanes specified to 3.125Gbps using 8b/10b coding), and the 10GBASE-R interface (1 serial lanes specified to 10.3125Gbps using 64b/66b coding) that CRIMSON uses. Although both standards may expose the same mechanical SFP+ interface (and thereby allowing you to mechanically connect the two interfaces) the standards are fundamentally incompatible. Connecting Crimson (10GBASE-R) to a network card that only supports 10GBASE-X or 10GBASE-T will not work.

RF Chain

Simulated RF chain performance, based on component specifications, yield the simulated performance indicated in table 3 on page 16. As both the receive and transmission chains use variable stages the figures were calculated using midpoint references for attenuation and gain stages - with proper tuning and calibration, you should expect better values. More information on the specific RF chain used may be found in the System Architecture chapter on page 17.

Specification		min	nom	max	units
I.	Temper	ature	<u> </u>		<u> </u>
Operating Temperature	1		60		С
	Commor	n Radio)		
RF Tuning (HMC833)		25		6000	MHz
Dyn. Range		10		70	dB
SFDR				65	dB
	Receive	Radio		- 5	
RF Input Power			-20		dBm
Noise Figure		3.5		11	dB
	Low	-4·5		65	dB
Power Gain	High	-15		55	dB
	Low	5	13.7		ns
Group Delay (Radio Chain)	High		16		ns
ADC	(Receive	e Conve			110
Independent Channels	(incentre		4		-
ADC resolution			16		bits
ADC Sample Rate			322.265625		MSPS
Rx Sampling Bandwidth			322.265625		MHz
Latency (input to serial)					
Receive DSP and FPC	A Speci	fication	50 S. (Dofault fir	muaro	ns
(JA Speci				
Decimation $\left(\frac{f_s}{n}\right)$		1		256	-
Latency (FPGA DSP)	т ·	102		180	ns
	Transmit				10
Transmit Power	Low	-10		20	dBm
	High				
Group Delay (radio chain)	Low		4.3		ns
	High		8.9		ns
	(Transmi	it Conv	,		
Tx Output Bandwidth			322.265625		MHz
DAC resolution			16		bits
DAC Sample Rate			322.265625		MSPS
Latency (serial to output)		50	655	804	ns
Transmit DS	P and F	PGA Sp	pecifications	1	1
Interpolation $(n \cdot f_s)$		1		256	-
Latency (FPGA DSP)		96		174	ns
	Digi	tal			
FPGA - Arria V ST SOC		5	ASTMD ₃ E ₃ F ₃	31	-
On Board Processor Core		AR	M Cortex-A9	MP	
LPDDR2 RAM			4		Gb
NAND Flash (x8)			4		Gb
	Netwo	rking			
10GBASE-R, Full Duplex	each		8		Gbps
Default IP, SFP+ Port A			10.10.10.2		-
Default IP, SFP+ Port B			10.10.11.2		-
	al Refere	nce (10		<u>I</u>	1
Interna					
Frequency Calibration		-5	,	5	ppb

Table 2: Observed Performance. These specifications reference observations taken during internal use and development. Calibration Measurements relative to $20^{\circ}C$

\$7.1						
Value	units					
Input Parameters						
-55	dBm					
2000	MHz					
150	MHz					
1	meters -55 2000					

Specification	Value	units						
Rx Chain Analysis								
SFDR	40-55	dB						
IMD	-69	dB						
IIP3	-23.5	dB						
SNR	33.8	dB						
Rx Sensitivity	-85	dBm						
Input P1dB	-43	dBm						
Tx Chain	Analysi	5						
Power Gain		dB						
SFDR		dB						

Table 3: These specifications are intended to serve as a broad guide, with variable gain and attenuation stages set at midpoints. As variable stages are adjusted, performance generally improves.

System Architecture

Overview





Figure 1: Overall system block diagram.

CRIMSON uses a highly modular design consisting of four boards, each connected using shielded, high speed cabling, to support its operation (Figure 1). The digital board provides an interface to the control and configures the receive, transmit, and time boards, along with high speed connections to the receive (Rx) and transmit (Tx) boards. Clock distribution extends from the Time board, which provides a very clean and stable clock distribution network. The default receive and transmit boards each comprise of four fully independent channels.


Digital board

The CRIMSON digital board provides the digital processing that powers the CRIMSON transceiver. It consists of a Altera Arria V ST SOC FPGA, which includes an ARM Cortex-A9 processor on the FPGA, and an Atmel ATxMega Microcontroller (Figure 2 on the next page). The HPS portion of the board hosts the web server by which we can configure CRIMSON, along with an Atmel ATxmega256A3 microcontroller, which is used to communicate with the Rx, Tx, and time module. A separate, high speed, link allows serial data to be



shared between the Rx and Tx boards and directly with the FPGA fabric, along with the 10Gbps interface (accessed using the SFP+ ports on the front of the device). Other peripherals, including USB devices, are accessed through the HPS portion of the FPGA.

Time Board



Clock distribution on the CRIMSON transceiver is fairly robust (See Figure 3). Our internal reference source is an oven-controlled crystal oscillator (OCXO) that provides a very stable (5ppb) and accurate 10MHz signal. The reference clock is used as an input to the HMC1031MS8 Clock Generator with integer-N PLL to lock our external, ultra-low phase noise Crystec CVHD-950-100.000 100MHz TCVXO to the long term stability of our OCXO. This improves output clock jitter and phase noise while preserving the stability and accuracy of our 10MHz reference - ultimately leading to superior frequency stability, data convertor signal-to-noise ratio (SNR), and digital PHY bit-error rates (BER).

This stable 100MHz output is fed through a 1:9 fan out buffer, whose primary output drives a Texas Instruments LMK04828B Clock Distribution chip. The remaining outputs are fed to the frequency synthesizers on the Rx and Tx boards, as well as providing clean, 100MHz clocks for the digital board.

The outputs of the LMK04828 are used to generate the JESD204B device and system clocks required to ensure deterministic latency (subclass 1).

Figure 2: Digital board system block diagram.

Figure 3: Time Board Architecture

Receive Board Radio Chain




Figure 4: Rx Board RF Channel

The CRIMSON receive board consists of a radio front end terminating with the Texas Instruments dual channel ADC16DX370 analog-todigital converter, as shown in Figure 4. This architecture is duplicated four times, once for each channel.

Transmit Board Radio Chain




Figure 5: Tx Board RF Channel

The CRIMSON transmit board consists of a radio front end originating with the Texas Instruments quad channel DAC38J84 digital-toanalog converter, as shown in Figure 5. The radio front end is duplicated four times, but with channels A and B connecting to one DAC, and channels C and D connecting to another DAC.

Installation

Installation comprises of two parts; physically installing the unit (attaching antennas, cables, power), configuring the network on your host computer, and building and installing the Per Vices libUHD library.

Physical Installation

Physical installation comprises of three steps;

- Attaching the antennas to the Transmit and Receive ports labeled RXA - RXD for the receive and TXA - TXD for the transmit.
- 2. Physically connecting an RJ-45 cable from the Management port on CRIMSON to the client computer, and then connecting the 10GBASE-R cables to the host computer.
- 3. Connecting the power plug of the CRIMSON unit, and turning on the unit.

Default Crimson Network Configuration

CRIMSON boasts three network ports. The Management port is used to configure the device, while data is sent over the two SFP+ ports. Each SFP+ data port is connected to a specific antenna port. The default configuration has data on channels A and C sent over SFP+ A, and channels B and D sent over SFP+ B, as illustrated in Figure 6 on the next page. The default network values are listed in Table 4 on the following page, while the default recommended client networking configuration is on Table 5 on the next page.




Figure 6: Default networking set up for CRIMSON. The destination IP addresses for receive ports may be modified using the web GUI. The default configuration sees information from Rx A sent to the destination IP address of 10.10.10.

	SFP+ Ir	SFP+ Interface		
	Port A	Mgmt		
CRIMSON IP Address	10.10.10.2	10.10.11.2	192.168.10.2	
Radio Channels	A C	B D	-	
Destination IP (Rx)	10.10.10.10	10.10.11.10	-	
Rx UDP Ports	42820, 42822	42821, 42823	-	
Source IP (Tx)	any	any	-	
Tx UDP Ports	42824, 42826	42825,42827	-	

Table 4: Default CRIMSON Interface Addresses, including UDP destination ports for SFP+ headers.

	SFP+ Ir	Management	
	Port A	Mgmt	
Host Address	10.10.10.10	10.10.11.10	192.168.10.4
Net Mask	255.255.255.0	255.255.255.0	255.255.255.0
Broadcast	10.10.10.255	10.10.11.255	192.168.10.255
MTU	9000	9000	1500

Table 5: Host computer network configuration used in Figure <>, and used in default configuration.

Configuring Your IP Address to access the Management Site

In order to access the web interface, you shall need to configure your IP address to share the same sub net (setting your machine to an IP of 192.168.10.4, and net mask of 255.255.255.0 should work), and then type the IP address into the browser; 192.168.10.2. This should bring up the default connection screen for CRIMSON (shown in Figure 7).

		$\rightarrow + \checkmark$	Per Vices: Cri	mson		
	RX Chain	TX Chain	Clock	Configuration	Debug	
		ICES CORPORATION	CRIMSON			,
•				SFP+ B TXD TXC SFP+ A 3 3 5 RXD RXC		
For more information and su	pport, please visit our <u>site</u> .					
Copyright Per Vices 2014. All rights re	atved.					

Figure 7: Home page of CRIMson Web UI, accessible through connection to the management port.

You can reconfigure the IP address, and host name, by clicking on the «Debug» tab of the home page.

You can also SSH into CRIMSON with user name root and by default there is no password set up.

Arch Linux

You can assign a static IP address in the console:

ip addr add XXX.XXX.XXX.XXX/YY broadcast ZZZ.ZZZ.ZZZ.ZZZ dev interface

For example:

ip addr add 192.168.10.3 broadcast 192.168.10.255 dev etho

Debian/Ubuntu/Kubuntu

Log in as root and open a terminal

Make a backup of your /etc/network/interfaces file by typing the following in the console:

cp /etc/network/interfaces /etc/network/interfaces.backup

Then open vi by typing:

vi /etc/network/interfaces

Press «i» to enter into insert (editing) mode, and scroll down until you find your network interface card in the file. This usually starts with ethX for a wired network card (wireless cards generall start with wlanX or wifiX). This line generally holds a default value of «**dhcp**», which you need to replace with «**static**», after which you add the appropriate address, netmask, and network parameters. See table 6 for a specific example that illustrates the change that needs to be made. Once you have made the appropriate change, you can type «:**wq**» from within vi to save (write) your changes to the file and exit.

After making your changes, you may need to cycle your internet adapter. You may do this by typing the following command:

ifdown etho; ifup etho

Note: if you are remotely logged into the machine, it's possible this may bring down the network adapter you are using - therefore, ensure you have correctly identified your adapter prior to making this change.

	<>]
Old	iface etho inet dhcp	T
	<>	m
	<>	t∈
New	iface etho inet static	
INEW	address 192.168.10.3 netmask 255.255.255.0 network 192.168.10.3	
	<>	

Table 6: Sample line replacement within /etc/network/interfaces

Windows (generic)

The following describes the generic method of changing your IP address using a Windows machine.

Go to Control Panel View Network Connections Right click on Local Area Connection and click on Properties Under the Networking tab select Internet Protocol Version 4 (TCP/IPv4) and click on Properties Select «Use the following IP address» Populate the IP address and subnet mask as described above Click OK

Configuring Your Data SFP+ IP Addresses

Assuming that the 10GBASE-R network card has already been installed into your host computer, the following instructions will guide you in properly configuring the SFP+ ports. From here, we will assume that the SFP+ port A is named XXXNXY. The IP address for this port will need to be configured to 10.10.10.10. Arch Linux

You can assign a static IP address in the console:

ip addr add XXX.XXX.XXXX/YY broadcast ZZZ.ZZZ.ZZZ.ZZZ dev interface

For example, referencing Table 5 on page 22;

ip addr add 10.10.10.10/24 broadcast 255.255.255.0 dev XXXNXY

Type **«ip addr show**» into the console and the following output should appear to indicate that the link is up:

5: XXXNXY: <BROADCAST,MULTICAST,UP,LOWER_UP> mtu 9000 qdisc mq state UP group default qlen 1000 link/ether NN:NN:NN:NN:NN:NN brd ff:ff:ff:ff:ff

You can now ping the SFP+ Port A address 10.10.10.2 to ensure proper operation by typing the following into the console:

```
# ping -I XXXNXY 10.10.10.2
```

```
PING 10.10.10.2 (10.10.10.2) from 10.10.10 XXXNXY: 56(84) bytes of data.
64 bytes from 10.10.10.2: icmp_seq=1 ttl=5 time=0.922 ms
```

64 bytes from 10.10.10.2: icmp_seq=2 ttl=5 time=1.03 ms

•••

In the event that 10.10.10.2 is not responding, you can type the following command into the console to check which IP address the port is linked to (shown as XX.XX.XX.XX):

```
# ping -I XXXNXY -b 255.255.255
WARNING: pinging broadcast address
PING 255.255.255.255 (255.255.255.255) from 10.10.10 XXXNXY: 56(84) bytes of data.
64 bytes from XX.XX.XX.XX: icmp_seq=1 ttl=5 time=0.759 ms
64 bytes from XX.XX.XX: icmp_seq=2 ttl=5 time=0.846 ms
...
```

To configure SFP+ Port B, repeat the above instructions but replace IP addresses as shown in Table 5 on page 22.

Debian/Ubuntu/Kubuntu

Log in as root and open a terminal

Make a backup of your /etc/network/interfaces file by typing the following in the console:

cp /etc/network/interfaces /etc/network/interfaces.backup

Then open vi by typing:

vi /etc/network/interfaces

Press «i» to enter into insert (editing) mode, and scroll down until you find your network interface card in the file. This line generally holds a default value of «**dhcp**», which you need to replace with «**static**», after which you add the appropriate address, netmask, and network parameters. See table 7 for a specific example that illustrates the change that needs to be made. Once you have made the appropriate change, you can type «**:wq**» from within vi to save (write) your changes to the file and exit.

After making your changes, you may need to cycle your internet adapter. You may do this by typing the following command:

ifdown XXXNXY; ifup XXXNXY

Note: if you are remotely logged into the machine, it's possible this may bring down the network adapter you are using - therefore, ensure you have correctly identified your adapter prior to making this change.

	<>
Old	iface XXXNXY inet dhcp
	<>
NT	<>
	iface XXXNXY inet static
New	address 10.10.10.10 netmask 255.255.255.0 network 10.10.10.10
	<>

Table 7: Sample line replacement within /etc/network/interfaces

To configure SFP+ Port B, repeat the above instructions but replace IP addresses as shown in 5 on page 22.

Windows (generic)

Please refer to the previous Windows (generic) IP address configuration section.

Building the UHD Drivers

To fully realize the potential of Crimson, you'll need to build and install the UHD drivers. To do this, you will have compile the Per Vices libUHD sources.

Obtaining the Per Vices UHD Sources

You may easily download the Per Vices UHD sources from github. From the command line;

\$ git clone https://github.com/pervices/uhd.git

Download the dependencies

Once you have downloaded the Per Vices UHD repository, you may want to confirm that you have all the dependencies required. Detailed instructions, including the dependencies are available here;

http://files.ettus.com/manual/page_build_guide.html

Note: In order to use Crimson with UHD, you must download the Per Vices UHD version, as it contains all the required modifications needed to support the Per Vices drivers.

Quick Install Instructions

We really recommend that you carefully read the UHD build instructions. But if you're impatient, feeling lucky, and confident that you have all the dependencies, here's what you should be able to do;

#download the dependencies \$ git clone https://github.com/pervices/uhd.git #enter the host directory cd <uhd-repository-directory>/host mkdir build cd build #run cmake with the appropriate compile flags cmake ... -DCMAKE_INSTALL_PREFIX=/usr/ \ -DPYTHON_EXECUTABLE=/usr/bin/python2 \ -DENABLE_EXAMPLES=OFF \ -DENABLE_UTILS=ON \ -DENABLE_TESTS=OFF \ -DENABLE_TESTS=OFF \ -DENABLE_E100=ON make -j4 make install

Use and Operation

This device is designed to be used and configured over a dedicated management port. The primary user interface can either be the a web UI, or you may directly configure the device over SSH.

Web UI

You may access the web interface by typing the IP address of the device in your browser. This directs you to a SCADA-like interface where you can easily visualize and configure the radio chain and DSP carried out on the device.

SSH and Command Line

You may also access and configure the device over SSH using command line parameters. This is primarly done using two programs; «uart-app» and «mem». The uart-app programs allow you to send commands over the UART bus to radio peripherals (like ADCs, DACs, or Amplifiers), and the mem application allows you to read and write to the memory space shared between the HPS and the FPGA.

CRIMSON *uart-app*

CRIMSON uses a number of MCUs, located on the Rx, Tx, Synthesizer, and Digital boards, to communicate and interface with various peripheral devices. This is done through a UART bus between the ARM Hard Processor System on the FPGA and the Atmel MCU on the digital board. The digital board has three other UART busses and forwards or processes requests through to the Rx, Tx, and Synthesizer board. You can directly poll and send commands to the MCU through the uart-app utility.

For example, to return a list of available commands on the synthesizer board, you might type;

#uart-app "help -v"

```
Board: DIG
Usage: [cmd] [-1–][arg1] [-1–][arg2]...
Commands:
```

- fpga Commands for controlling the FPGA.
 - [r | rst] Resets the FPGA through the reset pin.
- *dsp* Configure the DSP features (FPGA/SW).
 - [*c* | *chan*] Specify which channel a,b,c,d OR bit mask. MUST specify first.
 - [*s* | *stage*] Enable the interpolator/decimator stage (1 5). SHOULD specify second.
 - [*h* | *chain*] Specify which chain ADC(1), DAC(0). SHOULD specify third.
 - [*e* | *en*] Enable(1) disable(0) the stage.
 - [*f*|*freq*] Specify the frequency of the NCO.
- *fwd* Forward messages to the other boards.
 - [b | board] Forward to RX(0), TX(1), SYNTH(2), echo(3).
 - [*m* | *msg*] Forward message, max 25 chars.
- switch Switches the UART communication to another board.
 - $[t \mid tx]$ Switches to the TX board.
 - $[r \mid rx]$ Switches to the RX board.
 - [*s* | *synth*] Switches to the Synth board.
- jesd Executes any JESD required commands.
 - [*s* | *sync*] Re-sync all of the boards' sysref syncs.
- status Provides the status of the board.
 - [*f*|*fpga*] Reads the status of the FPGA.
 - [*e* | *eth*] Reads the status of the 10G ethernet PHY.
 - [r | ret] Reads the return value of the last function that was called.
 - [*p* | *pwr*] Reads the current enabled power rails and pgood status.
 - [*i* | *i*2*c*] Reads the status byte for the i2c register.
- test Executes test vectors.
 - [f|fpga] Runs specified test vector of the FPGA.

[*e*|*eth*] Runs specified test vector of the 10G ethernet PHY.

- *board* Controls the board level functions. Sequential exec of arguments.
 - [*i* | *init*] Rewrite all regs for entire board.
 - [*d* | *demo*] Turn on outputs (per channel).
 - [*e* | *diag*] Runs diagnostic on peripheral (per channel). Should print all registers.
 - [*m* | *mute*] Turn off outputs (per channel).
 - [*r* | *reset*] Power cycle peripherals and runs board init (per channel).
 - [*k* | *kill*] Turn off peripherals. [p | panic] Turns everything off.
 - [v | version] Prints out the software and hardware version.
 - [*l* | *led*] Blinks the LED a specified number of times.
 - [*t* | *temp*] Provides the temperature (0-1).
 - [*a* | *ram*] Provides the amount of RAM left (bytes).

boot Bootloader options.

[*e* | *enter*] Enter the boot loader.

exit Doesn't do anything, place holder.

```
[-|-] No argument necessary.
```

help Prints out the help menu for the board.

[*v* | *verbose*] Prints out in verbose mode. 1 to enable.

Switching to a different board, and typing the "help -v" operator provides you with board specific commands and configuration utilities for the respective peripherals.

CRIMSON mem

If you choose to directly interface with the device over SSH, the mem tool is a helpful utility that allows you to read and write registers from the command line. The mem tool supports the following options:

mem [mr | mw | md | rr | rw | rd | rl] [address | reg_name | verbosity] [value | length]

Where,

mr memory read

mw memory write

md memory

rr raw read

rw raw write

rd read double

rl read long

address the memory address in question

reg_name the register memomic (as defined in the Crimson Register Map).

value hex value to write

length length (in bytes) of a read

Crimson Device Data Format

Crimson uses complex, signed, 32-bit integers to communicate data over the SFP+ ports.

Data Format

Data are transmitted in IQ pairs. Each IQ pair is 32 bits, with the I and Q components represented by two 16 bit signed integers. The specific format is represented in Table 8. To read this data inside GNU radio, you can use a flow chart similar to that shown in Figure 8.

Bit Position	31:24	23:16	15:8	7:0
Representation	<i>Re</i> [7:0]	<i>Re</i> [15:8]	<i>Im</i> [7:0]	Im[15:8]




Table 8: Data structure

Figure 8: Sample gnuradio data sink, visualizing waterfall data.

CRIMSON Register Map

The following pages detail the CRIMSON registermap. This is used to configure various paramers on the FPGA, and includes 10Gbps backhaul, and JESD204B parameters between the FPGA and converter devices.

	Channel	sys0	0x0000	0x00000000	Bit 31 30 29 28 27 26 25 24 23 22 21 20	19 18 17 16 15 14 reserved	31:4]			opr_mode[3:0]	0x0000 sys
System		sys2	0x0010 0x0020	0x00000000	rtx rdy[31:16]	reserved	reserved[15:7] [31:4]	rst_ctrl_busy jesd_pll_lo	:k_l jesd_pll_lock	pack mode[3:0]	0x0010 sys 0x0020 sys
		net0 net1	0x0200 0x0210	0x05780002 0x00000000 0x00000000	pl_size[31:16]		ipv6_src_ip_uu[31:0]	reserved[15:3]		sel crc_en rst	0x0200 net 0x0210 net
		net3	0x0230	0x00000000			ipv6_src_ip_ul[31:0] ipv6_src_ip_lu[31:0]				0x0220 net 0x0230 net
		net4 net5	0x0240 0x0250 0x0260	0x00000000 0x0a0a0a02			ipv6_src_ip_II[31:0] ipv4_src_ip[31:0]				0x0240 net 0x0250 net
	SFP+A	net6 net7 net8	0x0270	00000000000000			ipv6_dest_ip_uu[31:0] ipv6_dest_ip_ul[31:0]				0x0240 net 0x0250 net 0x0260 net 0x0270 net 0x0280 net
		net9	0x0290	0x00000000 0x00000000			ipv6 dest ip II[31:0]				0x0290 net
		pot11	0x02a0 0x02b0	0+0000-000	reserved[31:16]		ipv4_dest_ip[31:0]	mac_addr_u[15:0]			0x02a0 net 0x02b0 net
		net12 net13	0x02c0 0x02d0	0x00000000 0x00007a69 0x00000000 0x05780002	reserved[31:16]		mac_addr_[[31:0]	src_port[15:0]			0x02c0 net 0x02d0 net
Network		net14 net15	0x02e0 0x02f0 0x0300	0x00000000 0x05780002	reserved[31:16] pl_size[31:16]			dest_port[15:0] reserved[15:3]		sel crc_en rst	0x02e0 net 0x02f0 net 0x0300 net
		net17	0x0310	0x00000000			ipv6_src_ip_uu[31:0] ipv6_src_ip_ul[31:0]				0x0310 net
		net18 net19	0x0320 0x0330 0x0340	0x000000000000000000000000000000000000			ipv6_src_ip_ll[31:0] ipv6_src_ip_ll[31:0]				0x0320 net 0x0330 net 0x0340 net
	SFP+B						ipv4 src ip[31:0] ipv6 dest ip_uu[31:0] ipv6_dest_ip_ul[31:0]				
	SFP+B	net22 net23	0x0350 0x0360 0x0370 0x0380	0x000000000			ipvb_dest_ip_lu[31:0]				0x0360 net 0x0370 net 0x0380 net
		net25	0x0390	0x00000000	reserved[31:16]		ipv6 dest ip II[31:0] ipv4_dest_ip[31:0]	mac_addr_u[15:0]			0x0390 net
		net26 net27	0x03b0	0x0000aa00 0x00000001 0x00007a6a	reserved[31:16]		mac_addr_[[31:0]	src port[15:0]			0x03a0 net 0x03b0 net 0x03c0 net
		net29	0x03d0	0x000000000	reserved[31:16]	NOTE: Bagistors 0x02d1 to 0x	03ff are RESERVED. Default: 0x	dest port[15:0]			0x03d0 net
		rxa0 rxa1	0x0400	0x00000000	reserved[31:16]	NOTE: Registers 0x03d1 to 0x	phase_word[31:0]	decimation[15:0]			0x0400 rxa 0x0410 rxa
		rxa2 rxa3	0x0400 0x0410 0x0420	0x00000000 0x00000000	reserved[31.10]		iq_amp[31:0]				0x0410 rxa 0x0420 rxa 0x0430 rxa
	А	nxa4	0x0440	0x00000000	reserved[31:14]		iq_phase[31:0] revphase dest_sink[12:9] e ipv4_dest_ip[31:0]	enable rx_mode[7:5]	signd	conv end rst_dsp rst_pkr	0x0440 rxa
		rxa5 rxa6 rxa7	0x0450 0x0460	0x0000ffff	reserved[31:16]		mac addr [[31:0]	mac_addr_u[15:0]			0x0460 rxa
			0x0480	0xffffffff 0x0000a744	reserved[31:16]	NOTE: Registers 0x0481 to 0x	04ff are RESERVED. Default: 0x	port[15:0]			0x0480 rxa
f		rxb0 rxb1 rxb2	0x0500 0x0510	0x00000000 0x000000ff	reserved[31:16]		phase_word[31:0]	decimation[15:0]			0x0500 rxb 0x0510 rxb
		rxb2 rxb3	0x0520 0x0530	0x000000000000000000000000000000000000	(cscreets)		iq_amp[31:0] iq_phase[31:0]	decimation[15.0]			0x0510 rxb 0x0520 rxb 0x0530 rxb
	в	rxb4 rxb5	0x0550	0x00000000 0x00000200 0x0a0a0b0a	reserved[31:14]		revphase dest_sink[12:9] e ipv4 dest_ip[31:0]	enable rx_mode[7:5]	signd	conv end rst_dsp rst_pkr	0x0540 rxb 0x0550 rxb
		rxb6 rxb7	0x0560 0x0570	0x0000ffff	reserved[31:16]		mac addr [[31:0]	mac_addr_u[15:0]			0x0560 rxb 0x0570 rxb
		rxb8	0x0580	0x0000a745	reserved[31:16]	NOTE: Registers 0x0581 to 0x	05ff are RESERVED. Default: 0x	port[15:0]			0x0580 rxb
RX				0x00000000 0x000000ff	reserved[31:16]		phase_word[31:0]	decimation[15:0]			0x0600 rxc 0x0610 rxc
		rxc2 rxc3	0x0620 0x0630	0x00000000 0x00000000		•	iq_amp[31:0] iq_phase[31:0]				0x0620 rxc 0x0630 rxc
	с	rxc4 rxc5	0x0640 0x0650	0x00000000 0x0a0a0a0a	reserved[31:14]		revphase dest_sink[12:9] e ipv4_dest_ip[31:0]	enable rx_mode[7:5]	signd	conv end rst_dsp rst_pkr	0x0640 rxc 0x0650 rxc
		rxc6 rxc7	0x0660 0x0670	0x0000ffff 0xfffffffff	reserved[31:16]		mac_addr_l[31:0]	mac_addr_u[15:0]			0x0660 rxc 0x0670 rxc
		rxc8		0x0000a746	reserved[31:16]	NOTE: Registers 0x0681 to 0x	06ff are RESERVED. Default: 0x	port[15:0] 00000000			
[rxd0 rxd1	0x0710	0x00000000 0x000000ff	reserved[31:16]		phase_word[31:0]	decimation[15:0]			0x0700 rxd 0x0710 rxd
		nxd2 nxd3	0x0730	0x00000000 0x00000000			iq_amp[31:0] iq_phase[31:0]				0x0720 rxd 0x0730 rxd
	D	rxd4 rxd5	0x0740 0x0750	0x00000200 0x0a0a0b0a	reserved[31:14]		revphase dest_sink[12:9] e ipv4_dest_ip[31:0]	enable rx_mode[7:5]	signd	conv end rst_dsp rst_pkr	0x0740 rxd 0x0750 rxd
		rxd7	0x0760 0x0770	0xfffffffff	reserved[31:16]		mac_addr_l[31:0]	mac_addr_u[15:0]			0x0760 rxd 0x0770 rxd
				0x0000a747	reserved[31:16]	NOTE: Registers 0x0781 to 0x	07ff are RESERVED. Default: 0x	port[15:0]			0x0780 rxd
		txa0 txa1	0x0810	0x000000ff	reserved[31:16]		phase word[31:0]	Interpolation[15:0]			0x0810 txa
	А	txa3	0x0820 0x0830 0x0840	0x00000000			iq_amp[31:0] iq_phase[31:0]		L stand		0x0820 txa 0x0830 txa 0x0840 txa
		txa4 txa5	0x0840 0x0850	0x000000000000000000000000000000000000	reserved[31:14] reserved[31:16]		revphase src_sink[12:9] e	port[15:0]	signa	conv end rst_dsp rst_pkr	0x0840 txa 0x0850 txa
ł		txb0 txb1	0x0900	0x00000000	reserved[31:16]	NOTE: Registers 0x0851 to 0x	phase_word[31:0]	Interpolation[15:0]			0x0900 txt
	в	txb2 txb3	0x0920	0x000000ff 0x00000000 0x00000000	reserved[31.10]		iq amp[31:0] iq phase[31:0]	interpolation[15.0]			0x0920 txt 0x0930 txt
	В	txb4 txb5	0x0940 0x0950	0x00000200 0x0000a749	reserved[31:14] reserved[31:16]		revphase src_sink[12:9] e	enable tx_mode[7:5] port[15:0]	signd	conv end rst_dsp rst_pkr	0x0940 txt 0x0950 txt
тх		txc0		0x00000000	reserved[31.10]	NOTE: Registers 0x0951 to 0x	phase word[31:0]	0000000			0x0a00 txc
			0x0a10	0x0000000ff 0x000000000	reserved[31:16]		iq_amp[31:0]	Interpolation[15:0]			0x0a10 txc 0x0a20 txc
	C	txc3 txc4	0x0a30 0x0a40	0x00000000 0x00000000	reserved[3]-141		iq_phase[31:0] revphase src_sink[12:9] e	enable tx mode[7:5]	siand	conv end rst_dsp rst_pkr	0x0a30 txc 0x0a40 txc
		txc5	0x0a50	0x0000a74a	reserved[31:14] reserved[31:16]		Daff are RESERVED. Default: 0x	port[15:0]			0x0a50 txc
ľ		txd0 txd1	0x0b00 0x0b10	0x00000000 0x000000ff	reserved[31:16]		phase_word[31:0]	Interpolation[15:0]			0x0b00 tx0 0x0b10 tx0
	D	txd2	0x0b20 0x0b30	0x00000000			iq_amp[31:0] iq_phase[31:0]				0x0b20 tx0 0x0b30 tx0
	-	txd4 txd5	0x0b40 0x0b50	0x00000200 0x0000a74b	reserved[31:14] reserved[31:16]		revphase src_sink[12:9] e	enable tx_mode[7:5] port[15:0]	signd	conv end rst_dsp rst_pkr	0x0b50 tx0 0x0b50 tx0
		rsvd0		0x00000000 0x00000000		NOTE: Registers 0x0b51 to 0x	Deff are RESERVED. Default: 0x reserved[31:0]				0x0f00 rsv
			0x0f20	0x00000000			reserved[31:0] reserved[31:0] reserved[31:0]				0x0f10 rsv 0x0f20 rsv
		rsvd2 rsvd3 rsvd4	0x0f30 0x0f40	0x00000000 0x00000000			reserved[31:0] reserved[31:0]				0x0f30 rsv
		rsvd6	0x0f60	0x00000000 0x000000000 0x00000002			reserved[31:0] reserved[31:0] reserved[31:0]				0x0f40 rsv 0x0f50 rsv 0x0f60 rsv
eserved		rsvd7 rsvd8	0x0f70 0x0f80	0x00000000 0x00000000			reserved[31:0] reserved[31:0]				0x0f70 rsv 0x0f80 rsv
		rsvd9 rsvd10	0x0f90 0x0fa0	0x00000000 0x00000000			reserved[31:0] reserved[31:0]				0x0f90 rsvi 0x0fa0 rsvd
		rsvd11 rsvd12	0x0fb0 0x0fc0	0x00000000			reserved[31:0] reserved[31:0]				0x0fb0 rsvd 0x0fc0 rsvd
		rsvd13 rsvd14	0x0fd0 0x0fe0	0x00000000			reserved[31:0] reserved[31:0]				0x0fd0 rsvd 0x0fe0 rsvd 0x0ff0 rsvd
		rsvd15	0x0ff0	00000000000000	Bit 31 30 29 28 27 26 25 24 23 22 21 20	NOTE: Registers 0x0ff1 to 0x0	reserved[31:0]	0000000			
	Channel	Register	Address	Default	Bit 31 30 29 28 27 26 25 24 23 22 21 20	19 18 17 16 15 14	13 12 11 10 9	8 7 6 5	4	3 2 1 0	Address Regi

	ystem Register, De	efault: (
Register Name	Address (Hex)	Bit	Name	Function	Default	Access
sys0	0x0000	31:4	reserved	Reserved	0x0	RW
		3:0	opr_mode	Operation mode of the system:	0x0	RW
				0000: Normal Operation		
				0001: Loopback. This mode will route RXn->TXn bypassing DSP engine		
				0010: Reserved		
				1110: Reserved		
				1111: Set System Reset (Enable system reset)		
	ystem Register, De	efault: (xffff003f			
Register Name	Address (Hex)	Bit	Name	Function	Default	Access
sys1	0x0010	31:16	rtx_rdy	Displays the status of the transceiver reset controller. Bits are asserted when respective transceiver is out of reset and ready to receive data:	0xffff	RO
				31:24 = TX7TX0		
				23:16 = RX7RX0		
		15:7	reserved	Reserved	0x0	RO
		6		Busy signal for System Reset controller. Asserted while reset sequence is in progress, and deasserted once reset sequence complete.	0x0	RO
		5		PLL lock status for the left transceiver bank. Asserted when PLL is locked.	0x1	RO
		4	jesd_pll_lock_r	PLL lock status for the right transceiver bank. Asserted when PLL is locked.	0x1	RO
		3:0	rx_alldev_aligned	Indicates that all lanes for this device are aligned:	0xf	RO
				bit 0 = ADC A is aligned		
				bit 1 = ADC B is aligned		
				bit 2 = ADC C is aligned		
	1			bit 3 = ADC D is aligned	1	1

JUL (UNOULU)	stem Register, De						
Register Name		Bit		Function	Default	Access	
sys2	0x0020	31:4	reserved	Reserved	0x0	RW	
		3:0	pack_mode	Specifies the data packing order for SFP+. Each data packet will consist of 64'b which is equivalent to four 16'b samples.	0x0	RW	
				The supported modes are:			
			0000: Reserved				
				0001: [A0A1A2A3]			
					0010: [B0B1 B2 B3]		
				0011: [A0B0A1B 1]			
				0100: [C0C 1C2C3]			
				0101: [A0C0A1C1]			
				0110: [B0C0B 1C 1]			
				0111: Reserved			
				1000: [D0D1D2D3]			
				1001: [A0D0 A1 D1]			
				1010: [B0D0 B1D1]			
				1011: Reserved			
				1100: [C0D0C 1 D1]			
				1101: Reserved			
				1110: Reserved			
				1111: [AOBOC 0D0]			

net0 (0x0200) - SF	net0 (0x0200) - SFP+ A Register, Default: 0x05780002									
Register Name	Address (Hex)	Bit	Name	Function	Default	Access				
net0	0x0200	31:16	pl_size	Payload size for SFPA.	0x0578	RW				
		15:3		Reserved	0x0	RW				
		2	sel	IP Protocol	0x0	RW				
				0: IPV4						
				1: IPV6						
		1	crc en	CRC Enable	0x1	RW				
			-	0: Disable						
				1: Enable						
		0	rst	Active HIGH Reset. SFPA block will be placed in reset.	0x0	RW				

net1 (0x0210) - S	FP+ A Register, D	efault: (0x00000000			
Register Name	Address (Hex)	Bit	Name	Function	Default	Access
net1	0x0210	31:0	ipv6_src_ip_uu	Most significant 32'b of IPV6 Crimson address.	0x0	RW
net2 (0x0220) - S	Address (Hex)		Name	Function	Default	Access
net2	0x0220	31:0	ipv6_src_ip_ul	Znd most significant 32'b of IPV6 Crimson address.	0x0	RW
Hetz	0X0220	51.0	ipvo_sic_ip_ui	2nd most significant 32 b of H vo Christin address.	0.00	L NV
net3 (0x0230) - S	FP+ A Register, D	efault: (0x00000000			
	Address (Hex)		Name	Function	Default	Access
net3	0x0230	31:0	ipv6_src_ip_lu	2nd least significant 32'b of IPV6 Crimson address.	0x0	RW
net4 (0x0240) - S	Address (Hex)		Name	Function	Default	Access
net4	0x0240	31:0	ipv6 src ip II	runction Least significant 32'b of IPV6 Crimson address.	0x0	RW
neca	0X0240	51.0	ipvo_sic_ip_ii	ceast significant 52 b or 11 vo crimison address.	0.00	1.00
net5 (0x0250) - S	FP+ A Register. D	efault: (0x0a0a0a02			
	Address (Hex)		Name	Function	Default	Access
net5	0x0250	31:0	ipv4_src_ip	IPV4 Crimson address.	0x0a0a0a02	RW
net6 (0x0260) - S						1.
	Address (Hex)		Name	Function Machematical 20th of IDV6 destination address (Depresented)	Default	Access
net6	0x0260	31:0	ipvo_dest_ip_uu	Most significant 32'b of IPV6 destination address. (Deprecated)	0x0	RW
net7 (0x0270) - S	FP+ A Register, D	efault: (0x00000000			
	Address (Hex)		Name	Function	Default	Access
net7	0x0270	31:0	ipv6 dest ip ul	2nd most significant 32'b of IPV6 destination address. (Deprecated)	0x0	RW
net8 (0x0280) - S						
Register Name		Bit	Name	Function	Default	Access
net8	0x0280	31:0	ipv6_dest_ip_lu	2nd least significant 32'b of IPV6 destination address. (Deprecated)	0x0	RW
net9 (0x0290) - 5	FP+ A Register, I	Default:	0x00000000			
Register Name	Address (Hex)		Name	Function	Default	Access
net9	0x0290	31:0	ipv6_dest_ip_ll	Least significant 32'b of IPV6 destination address. (Deprecated)	0x0	RW
net10 (0x02a0) -						
	Address (Hex)		Name	Function	Default	Access
net10	0x02a0	31:0	ipv4_dest_ip	IPV4 destination address. (Deprecated)	0x0	RW
net11 (0x02b0) -	SFP+ A Register	Default	0x0000aa00			
	Address (Hex)	Bit	Name	Function	Default	Access
net11	0x02b0	31:16	reserved	Reserved	0x0	RW
		15:0	mac_addr_u	Most significant 16'b of Crimson MAC address	0xaa00	RW
net12 (0x02c0) - 5	SFP+ A Register,	Default:	0x0000000			
	Address (Hex)		Name	Function	Default	Access
net12	0x02c0	31:0	mac_addr_l	Lower 32'b of Crimson MAC address	0x00000000	RW
net13 (0x02d0) -	SED+ A Pagistor	Default	0x00007=60			
Register Name	Address (Hex)	Bit	Name	Function	Default	Access
net13	0x02d0	31:16	reserved	Reserved	0x0	RW
	0.0200	15:0	src_port	UDP source port	0x7a69	RW
·	-					
net14 (0x02e0) -	SFP+ A Register,	Default:				
Register Name	Address (Hex)		Name	Function	Default	Access
net14	0x02e0	31:16	reserved	Reserved	0x0	RW
		15:0	dest_port	UDP destination port (Deprecated)	0x0	RW

net15 (0x02f0) - 9	FP+ B Register, E Address (Hex)	Pefault:	0x05780002 Name	Function	Default	Access
net15	0x02f0	31:16	pl_size	Punction Payload size for SFPB.	0x0578	RW
inclus	000210	15:3	reserved	Reserved	0x0	RW
		2	sel	IP Protocol 0: IPV4 1: IPV6	0x0	RW
		1	crc_en	ICRC Enable (CRC Enable (C) Disable	0x1	RW
				1:Enable		0.11
		0	rst	Active HIGH Reset. SFPB block will be placed in reset.	0x0	RW
net16 (0x300) - S Register Name	FP+ B Register, D Address (Hex)	efault: 0 Bit	0x00000000 Name	Function	Default	Access
net16	0x300	31:0	ipv6_src_ip_uu	Most significant 32'b of IPV6 Crimson address.	0x0	RW
net17 (0x310) - S Register Name	FP+ B Register, D Address (Hex)	efault: 0	0x00000000 Name	Function	Default	Access
net17	0x310	31:0	ipv6_src_ip_ul	2nd most significant 32'b of IPV6 Crimson address.	0x0	RW
net18 (0x320) - S					_	
Register Name net18	Address (Hex) 0x320	Bit 31:0	Name ipv6_src_ip_lu	Function 2nd least significant 32'b of IPV6 Crimson address.	Default 0x0	Access RW
lietto	0X320	51.0	ipvo_sic_ip_iu	zno reast significant 32 b or PVo christon address.	0.00	NW
net19 (0x330) - S Register Name	FP+ B Register, D Address (Hex)		Name	Function	Default	Access
net19	0x330	31:0	ipv6_src_ip_ll	Least significant 32'b of IPV6 Crimson address.	0x0	RW
net20 (0x340) - S	FP+ B Register, D Address (Hex)	efault: 0)x0a0a0b02 Name	Function	Default	Access
net20	0x340	31:0	ipv4_src_ip	IPV4 Crimson address.	0x0a0a0b02	
net21 (0x350) - S	FP+ B Register, D	efault: 0)x00000000			
Register Name net21	Address (Hex) 0x350	Bit 31:0	Name	Function Most significant 32'b of IPV6 destination address. (Deprecated)	Default 0x0	Access RW
net22 (0x360) - S Register Name	FP+ B Register, D Address (Hex)		0x00000000 Name	Function	Default	Access
net22	0x360	31:0	ipv6_dest_ip_ul	2nd most significant 32'b of IPV6 destination address. (Deprecated)	0x0	RW
net23 (0x370) - S	FP+ B Register, D Address (Hex)	efault: 0	0x00000000 Name	Function	Default	Access
net23	0x370	31:0		2nd least significant 32'b of IPV6 destination address. (Deprecated)	0x0	RW
net24 (0x380) – S	FP+ B Register. D	Default:	0x0000000			
	Address (Hex) 0x380	Bit	Name	Function	Default 0x0	Access RW
net24	0x380	31:0	ipv6_dest_ip_ll	Least significant 32'b of IPV6 destination address. (Deprecated)	UXU	RW
net25 (0x390) - S Register Name	FP+ B Register, D Address (Hex)		0x00000000 Name	Function	Default	Access
net25	0x390	31:0	ipv4_dest_ip	IPV4 destination address. (Deprecated)	0x0	RW
net26 (0x3a0) - S	FP+ B Register, D	efault: 0			_	
net26	Address (Hex) 0x3a0	Bit 31:16	Name reserved	Function Reserved	Default 0x0	Access RW
		15:0	mac_addr_u	Most significant 16'b of Crimson MAC address	0xaa00	RW
net27 (0x3b0) - S	FP+ B Register, D	efault: (x00000001			
net27	Address (Hex) 0x3b0	Bit 31:0	Name mac_addr_l	Function Lower 32'b of Crimson MAC address	Default 0x0000001	Access RW
net28 (0x3c0) - S	P+ B Register D	efault: 0	x00007a6a			
Register Name	Address (Hex)	Bit	Name	Function	Default	Access
net28	0x3c0	31:16 15:0	reserved src_port	Reserved JUDP source port	0x0 0x7a6a	RW RW
net29 (0x3d0) – S	FP+ B Register D	efault: (x0000000			
Register Name net29	Address (Hex) 0x3d0	Bit 31:16	Name reserved	Function Reserved	Default 0x0	Access RW
		15:0	dest_port	UDP destination port (Deprecated)	0x0	RW

rxa0 (0x0400) - R			It: 0x00000000			
Register Name	Address (Hex)	Bit	Name	Function	Default	Access
rxa0	0x0400	31:0	phase_word	Phase increment for the NCO.	0x0	RW
					-	-
rxa1 (0x0410) - R	Chain & Bogists	Dofou	It. 0x0000006			
Register Name	Addross (Hoy)	Bit	Name	Function	Default	Access
	0x0410	31:16	reserved	Reserved	0x0	RW
rxal						
rxai	000410	15:0	decimation	DSP decimation by a factor of up to 256.	0xff	RW
-		15:0	decimation	DSP decimation by a factor of up to 256.		
rxa2 (0x0420) - R	x Chain A Registe	15:0	decimation	DSP decimation by a factor of up to 256.		
-	x Chain A Registe	15:0	decimation	DSP decimation by a factor of up to 256.		
rxa2 (0x0420) - R	x Chain A Registe	15:0	decimation	DSP decimation by a factor of up to 256.	0xff	RW
rxa2 (0x0420) - R Register Name	x Chain A Registe Address (Hex)	15:0 er, Defau Bit	decimation It: 0x00000000 Name	DSP decimation by a factor of up to 256. Function	0xff Default	RW
rxa2 (0x0420) – R Register Name rxa2	x Chain A Registe Address (Hex) 0x0420	15:0 er, Defau Bit 31:0	decimation It: 0x00000000 Name iq_amp	DSP decimation by a factor of up to 256. Function IQ amplitude for the input signal.	0xff Default	RW Access
rxa2 (0x0420) - R Register Name rxa2 rxa3 (0x0430) - R	x Chain A Registe Address (Hex) 0x0420 x Chain A Registe	15:0 er, Defau Bit 31:0 er, Defau	decimation It: 0x00000000 Name iq_amp It: 0x00000000	DSP decimation by a factor of up to 256. Function IQ amplitude for the input signal.	0xff Default 0x0	RW Access RW
rxa2 (0x0420) – R Register Name rxa2	x Chain A Registe Address (Hex) 0x0420 x Chain A Registe	15:0 er, Defau Bit 31:0	decimation It: 0x00000000 Name iq_amp	DSP decimation by a factor of up to 256. Function IQ amplitude for the input signal.	0xff Default	RW Access

Register Name	Address (Hex)	Bit	Name	Function	Default	Access
rxa4	0x0440	31:14	reserved	Reserved	0x0	RW
		13	revphase	Reverse the phase. Active HIGH signal.	0x0	RW
		12:9	dest sink	Specifies the destination sink for the data for RX Channel:	0x0	RW
				0000: SFPA		
				0001: SFPB		
				0010: Loopback (redirects data to TX channel)		
				0011: Reserved		
				1111: Reserved		
		8	enable	Enables RX Channel	0x0	RW
		7:5	rx mode	Determines bandwidth of the output signals:	0x0	RW
			-	000: High band		
				001: Base band		
				010: Reserved		
				111: Reserved		
		4	signd	Determines the signedness of the output:	0x0	RW
				0: Signed		
				1: Unsigned		
		3	conv	Determines the conversion of the block:	0x0	RW
				0: Down conversion		
				1: Up conversion		
		2	end	Determines the endianness of the output data:	0x0	RW
				0: Big Endian		
				1: Little Endian		
		1	rst_dsp	Active HIGH reset. When asserted, the RXA_DSP block will be in reset.	0x0	RW
		0	rst_pkr	Active HIGH reset. When asserted, the RXA DSP data packer block will be in reset.		

 rxa5 (0x0450) - Rx Chain A Register, Default: 0x0a0a0a0a

 Register Name
 Address (Hex)
 Bit
 Name
 Function

 rxa5
 0x0450
 31:0
 ipv4_dest_ip
 IPV4 destination address.

 Default
 Access

 0x0a0a0a0a
 RW

rxa6 (0x0460) - R	xa6 (0x0460) - Rx Chain A Register, Default: 0x0000ffff									
Register Name	Address (Hex)	Bit	Name	Function	Default	Access				
rxa6	0x0460	31:16	reserved	Reserved	0x0	RW				
		15:0	mac_addr_u	Most significant 16'b of destination MAC address	0xffff	RW				
rxa7 (0x0470) - R: Register Name				Function	Default	Access				
rxa7 (0x0470) – R: Register Name rxa7			Name mac_addr_l	Function Lower 32'b of destination MAC address	Default 0xffffffff	Access RW				
Register Name	Address (Hex)	Bit	Name							
Register Name	Address (Hex) 0x0470	Bit 31:0	Name mac_addr_l							
Register Name rxa7	Address (Hex) 0x0470 x Chain A Registe	Bit 31:0	Name mac_addr_l							
Register Name rxa7 rxa8 (0x0480) - R	Address (Hex) 0x0470 x Chain A Registe	Bit 31:0	Name mac_addr_l Ilt: 0x0000a744	Lower 32'b of destination MAC address	0xffffffff	RW				

x) Bit	phase_word	Function Phase increment for the NCO.	0x0	Access RW
ister, Defa x) Bit	ault: 0x000000ff		0x0	RW
x) Bit				
x) Bit				
x) Bit				
		Function	Default	Access
31:16	reserved	Reserved	0x0	RW
15:0	decimation	DSP decimation by a factor of up to 256.	0xff	RW
ister, Defa	ault: 0x00000000			
x) Bit	Name	Function	Default	Access
31:0	iq_amp	IQ amplitude for the input signal.	0x0	RW
		•		
	ex) Bit 31:0	31:0 iq_amp	Bit Name Function 31:0 iq_amp IQ amplitude for the input signal.	ex) Bit Name Function Default

 Incluit: 0x00000000

 Register Name
 Default: 0x0000000

 rob3
 Ox0530
 Default: 0x0000000

 rob3
 Ox0530
 Default: 0x0000000

 rob3
 Ox0530
 Ox06
 Default
 Access

 rob3
 0x0530
 31.0
 ig.phase
 IQ phase for the input signal.
 0x0
 RW

egister Name	Address (Hex)	Bit	Name	Function	Default	Acces
rxb4	0x0540	31:14	reserved	Reserved	0x0	RW
		13	revphase	Reverse the phase. Active HIGH signal.	0x0	RW
		12:9	dest sink	Specifies the destination sink for the data for RX Channel:	0x1	RW
			-	0000: SFPA		
				0001: SFPB		
				0010: Loopback (redirects data to TX channel)		
			0011: Reserved			
				1111: Reserved		
		8	enable	Enables RX Channel	0x0	RW
		7:5	rx mode	Determines bandwidth of the output signals:	0x0	RW
			-	000: High band		
				001: Base band		
				010: Reserved		
				111: Reserved		
		4	siand	Determines the signedness of the output:	0x0	RW
				0: Signed		
				1: Unsigned		
		3	conv	Determines the conversion of the block:	0x0	RW
				0: Down conversion		
				1: Up conversion		
		2	end	Determines the endianness of the output data:	0x0	RW
		-		0: Big Endian		
				1: Little Endian		
		1	rst dsp	Active HIGH reset, When asserted, the RXB_DSP block will be in reset.	0x0	RW
		0	rst pkr	Active HIGH reset. When asserted, the RXB_DSP data packer block will be in reset.		+

 rxb5 (0x0550) - Rx Chain B Register, Default: 0x0a0a0b0a

 Register Name
 Address (Hex)
 Bit
 Name
 Function

 rxb5
 0x0550
 31:0
 ipv4_dest_ip
 iPV4 destination address.

 Default
 Access

 0x0a0a0b0a
 RW

1.0.(0.0000)		- /				
	x Chain B Registe Address (Hex)		Name	Function	Default	Access
rxb6	0x0560	31:16	reserved	Reserved	0x0	RW
1,00	0,0500	15:0	mac_addr_u	Most significant 16'b of destination MAC address	0xffff	RW
	x Chain B Registe	er. Defau	ilt: 0xffffffff			
	x Chain B Registe Address (Hex)		Name	Function	Default	Access
				Function Lower 32'b of destination MAC address	Default 0xffffffff	Access
Register Name	Address (Hex)	Bit	Name			
Register Name rxb7	Address (Hex) 0x0570	Bit 31:0	Name mac_addr_l	Lower 32'b of destination MAC address		
Register Name rxb7 rxb8 (0x0580) - R	Address (Hex) 0x0570 x Chain B Registe	Bit 31:0	Name mac_addr_l ilt: 0x0000a745	Lower 32'b of destination MAC address	0xffffffff	RW
Register Name rxb7	Address (Hex) 0x0570	Bit 31:0	Name mac_addr_l	Lower 32'b of destination MAC address		
Register Name rxb7	Address (Hex) 0x0570 x Chain B Registe	Bit 31:0	Name mac_addr_l ilt: 0x0000a745	Lower 32'b of destination MAC address	0xffffffff	RW

rxc0 (0x0600) - R	x Chain C Registe	r, Defau	lt: 0x00000000			
Register Name	Address (Hex)	Bit	Name	Function	Default	Access
rxc0	0x0600	31:0	phase_word	Phase increment for the NCO.	0x0	RW
rxc1 (0x0610) - R	v Chain C Pagista	r Defau				
Register Name			Name	Function	Default	Access
					0x0	
rxc1	0x0610	31:16	reserved	Reserved		RW
		15:0	decimation	DSP decimation by a factor of up to 256.	0xff	RW
rxc2 (0x0620) - R			lt: 0x00000000			
Register Name	Address (Hex)	Bit	Name	Function	Default	Access
rxc2	0x0620	31:0	iq_amp	IQ amplitude for the input signal.	0x0	RW
	•			•		

 Register Name
 Address (Hex)
 Bit
 Name
 Function

 rxc3
 0x0630
 31:0
 iq_phase
 [Q phase for the input signal.

egister Name	Address (Hex)	Bit	Name	Function	Default	Access
rxc4	0x0640	31:14	reserved	Reserved	0x0	RW
		13	revphase	Reverse the phase. Active HIGH signal.	0x0	RW
		12:9	dest sink	Specifies the destination sink for the data for RX Channel:	0x0	RW
			-	0000: SFPA		
				0001: SFPB		
				0010: Loopback (redirects data to TX channel)		
				0011: Reserved		
			1111: Reserved			
		8	enable	Enables RX Channel	0x0	RW
		7:5	rx_mode	Determines bandwidth of the output signals:	0x0	RW
			-	000: High band		
				001: Base band		
				010: Reserved		
				111: Reserved		
		4	signd	Determines the signedness of the output:	0x0	RW
				0: Signed		
				1: Unsigned		
		3	conv	Determines the conversion of the block:	0x0	RW
				0: Down conversion		
				1: Up conversion		
		2	end	Determines the endianness of the output data:	0x0	RW
				0: Big Endian		
				1: Little Endian		
		1	rst_dsp	Active HIGH reset. When asserted, the RXC_DSP block will be in reset.	0x0	RW
		0	rst pkr	Active HIGH reset. When asserted, the RXC DSP data packer block will be in reset.		

 rxc5 (0x0650) - Rx Chain C Register, Default: 0x0a0a0a0a

 Register Name
 Address (Hex)
 Bit
 Name
 Function

 rxc5
 0x0650
 31:0
 ipv4_dest_ip
 IPV4 destination address.

 Default
 Access

 0x0a0a0a0a
 RW

 Default
 Access

 0x0
 RW

rxc6 (0x0660) - R	x Chain C Registe	r, Defau	lt: 0x0000ffff			
Register Name	Address (Hex)	Bit	Name	Function	Default	Access
rxc6	0x0660	31:16	reserved	Reserved	0x0	RW
		15:0	mac_addr_u	Most significant 16'b of destination MAC address	0xffff	RW
	Chain C Banista					
rxc7 (0x0670) – R						
Register Name	Address (Hex)	Bit	Name	Function	Default	Access
rxc7	0x0670	31:0	mac_addr_l	Lower 32'b of destination MAC address	0xffffffff	RW
rxc8 (0x0680) – R			lt: 0x0000a746			
Register Name	Address (Hex)	Bit	Name	Function	Default	Access
rxc8	0x0680	31:16 15:0	reserved	Reserved	0x0	RW
				Destination UDP port for data streaming.	0xa746	RW

	Address (Hex)		Name	Function	Default	Acces
rxd4	0x0740	31:14	reserved	Reserved	0x0	RW
17444	0,0740	13	revphase	Reverse the phase. Active HIGH signal.	0x0	RW
		12:9	dest sink	Specifies the destination sink for the data for RX Channel:	0x1	BW
				0000: SFPA		
				0001: SFPB		
				0010: Loopback (redirects data to TX channel)		
				0011: Reserved		
				1111: Reserved		
		8	enable	Enables RX Channel	0x0	RW
		7:5	rx_mode	Determines bandwidth of the output signals:	0x0	RW
			-	000: High band		
				001: Base band		
				010: Reserved		
				111: Reserved		-
		4	signd	Determines the signedness of the output:	0x0	RW
				0: Signed		
				1: Unsigned		0111
		3	conv	Determines the conversion of the block: 0: Down conversion	0×0	RW
				1: Up conversion		
		2	end	Determines the endianness of the output data:	0×0	BW
		-	enu	0: Big Endian	0×0	
				1 : Little Endian		
		1	rst dsp	Active HIGH reset. When asserted, the RXD DSP block will be in reset.	0x0	RW
		0	rst pkr	Active HIGH reset. When asserted, the RXD DSP data packer block will be in reset.		-
	Address (Hex)		<u>ilt: 0x0a0a0b0a</u> Name	Function	Default	Acces
rxd5	0x0750	31:0	ipv4 dest ip	IPV4 destination address.	0x0a0a0b0a	RW
1205	0,0750	51.0	ipv4_dest_ip	Inva destination address.	00000000	
	x Chain D Registe		It: 0x0000ffff Name	Function	Default	
rxd6	Address (Hex) 0x0760	31:16	reserved	Reserved	0x0	Acces
1,400	0.0700	15:0	mac addr u	Most significant 16'b of destination MAC address	0xfff	RW
7 (0x0770) - R	x Chain D Registe	r, Defau		Tan 🕫		1 .
	Address (Hex)		Name	Function	Default	Acces
rxd7	0x0770	31:0	mac_addr_l	Lower 32'b of destination MAC address	0xfffffff	RW
		r Dofa	It. 0x0000a747			
egister Name	Address (Hex)	Bit	Name	Function	Default	Acces
d8 (0x0780) - R Register Name rxd8				Function Reserved Destination UDP port for data streaming.	Default 0x0 0xa747	RW RW

Default Access

 Default
 Access

 0x0
 RW

 0xff
 RW

 Default
 Access

 0x0
 RW

Default Access 0x0 RW

 Register Name
 Address (Hex)
 Bit
 Name
 Function

 rxd0
 0x0700
 31:0
 phase_word
 Phase increment for the NCO.

 rxd1 (0x0710) - Rx Chain D Register, Default: 0x000000ff

 Register Name
 Address (Hex)
 Bit
 Name
 Function

 rxd1
 0x0710
 31:16
 reserved
 Reserved

 15:0
 decimation
 DSP decimation by a factor of up to 256.

rxd2 (0x0720) - Rx Chain D Register, Default: 0x00000000 Register Name Address (Hex) Bit Name |Function rxd2 0x0720 31:0 iq_amp |Q amplitude for the input signal.

 Bit
 Name
 Function

 rxd3
 0x0730
 31:0
 iq_phase
 IQ phase for the input signal.

txa0 (0x0800) - T	K Chain A Registe	r, Defau	ult: 0x00000000			
Register Name	Address (Hex)	Bit	Name	Function	Default	Access
txa0	0x0800	31:0	phase_word	Phase increment for the NCO.	0x0	RW
txa1 (0x0810) - T	Chain A Bogisto	r Dofo				
Register Name	Address (Hex)		Name	Function	Default	Access
txal	0x0810	31:16	reserved	Reserved	0x0	RW
		15:0	interpolation	DSP interpolation by a factor of up to 256.	0xff	RW
txa2 (0x0820) – T		r, Defau	ult: 0x00000000			
Register Name	Address (Hex)	Bit	Name	Function	Default	Access
txa2	0x0820	31:0	ig amp	IQ amplitude for the input signal.	0x0	RW

 txa3 (0x0830) - TX Chain A Register, Default: 0x00000000

 Register Name
 Address (Hex)
 Bit
 Name
 Function

 txa3
 0x0830
 31:0
 iq_phase
 IQ phase for the input signal.

Default	Access
0x0	RW

txa4 (0x0840) - T	K Chain A Registe		ult: 0x00000000			
Register Name	Address (Hex)	Bit	Name	Function	Default	Access
txa4	0x0840	31:14	reserved	Reserved	0x0	RW
		13	revphase	Reverse the phase. Active HIGH signal.	0x0	RW
		12:9	src_sink	Specifies the source sink for the data for TX Channel:	0x0	RW
			_	0000: SFPA		
				0001: SFPB		
				0011: Reserved		
				1111: Reserved		
		8	enable	Enables TX Channel	0x0	RW
		7:5	tx_mode	Determines bandwidth of the output signals:	0x0	RW
			-	000: High band		
				001: Base band		
				010: Reserved		
				111: Reserved		
		4	signd	Determines the signedness of the output:	0x0	RW
				0: Signed		
				1: Unsigned		
		3	conv	Determines the conversion of the block:	0x0	RW
				0: Down conversion		
				1: Up conversion		
		2	end	Determines the endianness of the output data:	0x0	RW
				0: Big Endian		
				1: Little Endian		
		1	rst_dsp	Active HIGH reset. When asserted, the TXA_DSP block will be in reset.	0x0	RW
		0	rst_pkr	Active HIGH reset. When asserted, the TXA_DSP data packer block will be in reset.		

Register Name Address (Hex) Bit Name Function	Default	
		Access
txa5 0x0850 31:16 reserved Reserved	0x0	RW
15:0 port Destination UDP port for data streaming.	0xa748	RW

txb0 (0x0900) - T	Chain B Registe	r, Defa	ult: 0x00000000			
Register Name	Address (Hex)	Bit	Name	Function	Default	Access
txb0	0x0900	31:0	phase_word	Phase increment for the NCO.	0x0	RW
txb1 (0x0910) - T	Chain B Registe	er, Defa	ult: 0x000000ff			
Register Name	Address (Hex)	Bit	Name	Function	Default	Access
txb1	0x0910	31:16	reserved	Reserved	0x0	RW

L LL L	0X0310	1 21.10	reserveu	itesei veu	0.00	1.00
		15:0	interpolation	DSP interpolation by a factor of up to 256.	0xff	RW
txb2 (0x0920) - T			ult: 0x00000000			
txb2 (0x0920) - T Register Name	X Chain B Registe Address (Hex)	er, Defa Bit	ult: 0x00000000 Name	Function	Default	Access
					Default 0x0	Access RW

	Register Name	Address (Hex)	Bit	Name	Function	Default	Access
[txb2	0x0920	31:0	iq_amp	IQ amplitude for the input signal.	0x0	RW

txb3 (0x0930) – T	(xxb3 (0x0930) - TX Chain B Register, Default: 0x0000000						
Register Name	Address (Hex)	Bit	Name	Function	Default	Access	
txb3	0x0930	31:0	iq_phase	IQ phase for the input signal.	0x0	RW	
			.4_p			تسلم	

	X Chain B Registe Address (Hex)	Bit	Name	Function	Default	Access
txb4	0x0940	31:14	reserved	Reserved	0x0	RW
		13	revphase	Reverse the phase. Active HIGH signal.	0x0	RW
		12:9	src sink	Specifies the source sink for the data for TX Channel:	0x1	BW
				0000: SFPA		
				0001: SFPB		
				0011: Reserved		
				1111: Reserved		
		8	enable	Enables TX Channel	0x0	RW
		7:5	tx_mode	Determines bandwidth of the output signals:	0x0	RW
				000: High band		
				001: Base band		
				010: Reserved		
				111: Reserved		
		4	signd	Determines the signedness of the output:	0x0	RW
				0: Signed		
				1: Unsigned		_
		3	conv	Determines the conversion of the block:	0x0	RW
				0: Down conversion		
				1: Up conversion		_
		2	end	Determines the endianness of the output data:	0x0	RW
				0: Big Endian		
				1: Little Endian		
		1	rst_dsp	Active HIGH reset. When asserted, the TXB_DSP block will be in reset.	0×0	RW
		0	rst_pkr	Active HIGH reset. When asserted, the TXB_DSP data packer block will be in reset.		

txb5 (0x0950) – TX Chain B Register, Default: 0x0000a749								
Register Name	Address (Hex)	Bit	Name	Function	Default	Access		
txb5	0x0950	31:16	reserved	Reserved	0x0	RW		
		15:0	port	Destination UDP port for data streaming.	0xa749	RW		

txc0 (0x0a00) - TX Chain C Register, Default: 0x00000000							
Address (Hex)	Bit	Name	Function	Default	Access		
0x0a00	31:0	phase_word	Phase increment for the NCO.	0x0	RW		
	r, Defau	lt: 0x000000ff					
Address (Hex)	Bit	Name	Function	Default	Access		
0x0a10	31:16	reserved	Reserved	0x0	RW		
. 1	15:0	interpolation	DSP interpolation by a factor of up to 256.	0xff	RW		
		lt: 0x00000000					
Address (Hex)	Bit	Name	Function	Default	Access		
0x0a20	31:0	ig amp	IQ amplitude for the input signal.	0x0	RW		
×	Address (Hex) 0x0a00 (Chain C Registe Address (Hex) 0x0a10 (Chain C Registe Address (Hex)	Address (Hex) Bit 0x0a00 31:0 (Chain C Register, Defau Address (Hex) Bit 0x0a00 31:16 0x0a00 31:16 0x0a00 31:16 0x0a10 31:16 15:0 15:0 (Chain C Register, Defau Address (Hex)	Address (Hex) Bit Dx0a00 Name 0x0a00 31:0 phase_word Chain C Register, Default: 0x000000ff Address (Hex) Bit Name 0x0a10 31:16 reserved 15:0 interpolation Chain C Register, Default: 0x0000000 Address (Hex) Address (Hex) Bit Madress (Hex) Bit	Address (Hex.) Bit Name Function 0x0000 31:0 phase, word Phase increment for the NCO. Chain C Register, Default: 0x00000ff Address (Hex.) Bit Name Function 0x0a10 31:16 reserved Reserved Reserved SP interpolation by a factor of up to 256. Chain C Register, Default: 0x0000000 Address (Hex.) Name Function Address (Hex.) Name Function DSP interpolation by a factor of up to 256. Chain C Register, Default: 0x0000000 Address (Hex.) 81t Name Function State St	Address (Hex) Bit Name Function Default 0x0000 31:0 phase_word Phase increment for the NCO. 0x0 Chain C Register, Default: 0x00000ff 0x0 0x0 Address (Hex) Bit Name Function Default 0x0a10 31:16 reserved Reserved 0x0 15:0 interpolation DSP interpolation by a factor of up to 256. 0xff Chain C Register, Default: 0x0000000 0xff 0xff Address (Hex) Bit Name Function Default 0x0a10 31:16 reserved Reserved 0x0 0x11 0SP interpolation by a factor of up to 256. 0xff 0xff Chain C Register, Default: 0x0000000 Address (Hex) Bit Name Function Default		

txc3 (0x0a30) – TX Chain C Register, Default: 0x00000000								
Register Name	Address (Hex)	Bit	Name	Function	Default	Access		
txc3	0x0a30	31:0	iq_phase	IQ phase for the input signal.	0x0	RW		

Register Name	Chain C Registe Address (Hex)	Bit	Name	Function	Default	Access
txc4	0x0a40	31:14	reserved	Reserved	0x0	RW
		13	revphase	Reverse the phase. Active HIGH signal.	0x0	RW
		12:9	src_sink	Specifies the source sink for the data for TX Channel:	0x0	RW
				0000: SFPA		
				0001: SFPB		
				0011: Reserved		
				1111: Reserved		
		8	enable	Enables TX Channel	0x0	RW
		7:5	tx mode	Determines bandwidth of the output signals:	0x0	RW
			-	000: High band		
				001: Base band		
				010: Reserved		
				111: Reserved		
		4	signd	Determines the signedness of the output:	0x0	RW
			Jigitu	0: Signed	0,10	
				1. Unsigned		
		3	conv	Determines the conversion of the block:	0x0	RW
		2	COIIV	0: Down conversion	0.00	
				1: Up conversion		
		2	end	Determines the endianness of the output data:	0x0	RW
		2	end	0: Big Endian	UXU	RVV
						-
		1	rst_dsp	Active HIGH reset. When asserted, the TXC_DSP block will be in reset.	0x0	RW
		0	rst_pkr	Active HIGH reset. When asserted, the TXC_DSP data packer block will be in reset.		

	X Chain C Registe	r Dofo	ult. 0x0000-74-			
xc3 (0x0a30) = 17	Address (Hex)	Bit		Prove address	Defeut	
Register Name			Name	Function	Default	Access
txc5	0x0a50	31:16	reserved	Reserved	0x0	RW
		15:0	port	Destination UDP port for data streaming.	0xa74a	RW
vd0 (0v0b00) T	X Chain D Registe	Dofo	ult. 0x0000000			
	Address (Hex)		Name	Function	Default	Access
	0x0b00	31:0	phase word	Phase increment for the NCO.	0x0	RW
txd0	000000	51.0	phase_word	mase increment for the nCO.	0,0	
xd1 (0x0b10) - T	X Chain D Registe	er, Defa		p mase indement for one neo.	0,00	
xd1 (0x0b10) - T		er, Defa		Finale indemnet for the rect.	Default	Access
xd1 (0x0b10) - T	X Chain D Registe	er, Defa	ult: 0x000000ff			
xd1 (0x0b10) – T. Register Name	X Chain D Registe Address (Hex)	er, Defa Bit	ult: 0x000000ff Name	Function	Default	Access
xd1 (0x0b10) – T. Register Name	X Chain D Registe Address (Hex)	er, Defa Bit 31:16	ult: 0x000000ff Name reserved	Function Reserved	Default 0x0	Access RW
xdl (0x0b10) - T. Register Name txdl	X Chain D Registe Address (Hex) 0x0b10	Bit 31:16 15:0	ult: 0x000000ff Name reserved interpolation	Function Reserved DSP Interpolation by a factor of up to 256.	Default 0x0	Access RW
xd1 (0x0b10) - T. Register Name txd1 xd2 (0x0b20) - T.	X Chain D Registo Address (Hex) 0x0b10 X Chain D Registo	er, Defa Bit 31:16 15:0	ult: 0x000000ff Name reserved interpolation ult: 0x00000000	Function Reserved DSP Interpolation by a factor of up to 256.	Default 0x0 0xff	Access RW RW
xdl (0x0b10) - T. Register Name txdl	X Chain D Registe Address (Hex) 0x0b10	Bit 31:16 15:0	ult: 0x000000ff Name reserved interpolation	Function Reserved DSP Interpolation by a factor of up to 256.	Default 0x0	Access RW

txd3 (0x0b30) - TX Chain D Register, Default: 0x00000000									
Register Name	Address (Hex)	Bit	Name	Function	Default	Access			
txd3	0x0b30	31:0	iq_phase	IQ phase for the input signal.	0x0	RW			

txd4 (0x0b40) – T	X Chain D Registe	er, Defa	ult: 0x00000200			
Register Name	Address (Hex)	Bit	Name	Function	Default	Access
txd4	0x0b40	31:14	reserved	Reserved	0x0	RW
		13	revphase	Reverse the phase. Active HIGH signal.	0x0	RW
		12:9	src_sink	Specifies the source sink for the data for TX Channel:	0x1	RW
				0000: SFPA		
				0001: SFPB		
				0011: Reserved		
				1111: Reserved		
		8	enable	Enables TX Channel	0x0	RW
		7:5	tx_mode	Determines bandwidth of the output signals:	0x0	RW
				000: High band		
				001: Base band		
				010: Reserved		
				111: Reserved		
		4	signd	Determines the signedness of the output:	0x0	RW
				0: Signed		
				1: Unsigned		
		3	conv	Determines the conversion of the block:	0x0	RW
				0: Down conversion		
				1: Up conversion		
		2	end	Determines the endianness of the output data:	0x0	RW
				0: Big Endian		
				1: Little Endian		
		1	rst_dsp	Active HIGH reset. When asserted, the TXD_DSP block will be in reset.	0x0	RW
		0	rst pkr	Active HIGH reset. When asserted, the TXD DSP data packer block will be in reset.		

txd5 (0x0b50) – TX Chain D Register, Default: 0x0000a74b								
Register Name	Address (Hex)	Bit	Name	Function	Default	Access		
txd5	0x0b50	31:16	reserved	Reserved	0x0	RW		
		15:0	port	Destination UDP port for data streaming.	0xa74b	RW		

rsvd0 (0x0f00) - Reserved Registers, Default: 0x000000		Default Assess
Register Name Address (Hex) Bit Name rsvd0 0x0f00 31:0 reserved	Function Reserved Read-Write Register	Default Access 0x0 RW
15000 000100 51.0 16361760	neserved need-write negister	0.00
rsvd1 (0x0f10) - Reserved Registers, Default: 0x00000	00	
Register Name Address (Hex) Bit Name	Function	Default Access
rsvd1 0x0f10 31:0 reserved	Reserved Read-Write Register	0x0 RW
rsvd2 (0x0f20) – Reserved Registers, Default: 0x00000		
Register Name Address (Hex) Bit Name	Function	Default Access
rsvd2 0x0f20 31:0 reserved	Reserved Read-Write Register	0x0 RW
rsvd3 (0x0f30) - Reserved Registers, Default: 0x000000		
Register Name Address (Hex) Bit Name	Function	Default Access
rsvd3 0x0f30 31:0 reserved	Reserved Read-Write Register	0x0 RW
rsvd4 (0x0f40) – Reserved Registers, Default: 0x00000	100	
Register Name Address (Hex) Bit Name	Function	Default Access
rsvd4 0x0f40 31:0 reserved	Reserved Read-Write Register	0x0 RW
		. ,
rsvd5 (0x0f50) - Reserved Registers, Default: 0x00000		
Register Name Address (Hex) Bit Name	Function Preset Oracl Mith Desister	Default Access
rsvd5 0x0f50 31:0 reserved	Reserved Read-Write Register	0x0 RW
rsvd6 (0x0f60) - Reserved Registers, Default: 0x000000	200	
Register Name Address (Hex) Bit Name	Function	Default Access
rsvd6 0x0f60 31:0 reserved	Reserved Read-Write Register	0x0 RW
rsvd7 (0x0f70) – Reserved Registers, Default: 0x000000 Register Name Address (Hex) Bit Name	Function	Default Access
rsvd7 0x0f70 31:0 reserved	Reserved Read-Write Register	0x0 RW
13/47 0/01/0 51:0 105:1/04	reserved head time hegister	0,00
rsvd8 (0x0f80) – Reserved Registers, Default: 0x00000	00	
Register Name Address (Hex) Bit Name	Function	Default Access
		Default Access 0x0 RO
Register Name Address (Hex) Bit Name	Function	
Register Name Address (Hex) Bit Name rsvd8 0x0f80 31:0 reserved	Function Reserved Read-Only Register	
Register Name Address (Hex) Bit Name rsvd8 0x0f80 31:0 reserved rsvd9 (0x0f90) - Reserved Registers, Default: 0x000000 0x0f80 0x0f80 0x0f80	Function Reserved Read-Only Register	
Register Name Address (Hex) Bit Name rsvd8 0x0f80 31:0 reserved	Function Reserved Read-Only Register	0x0 RO
Register Name Address (Hex) Bit Name rsvd8 0x0f80 31:0 reserved rsvd9 (0x0f90) – Reserved Registers, Default: 0x00000 Register Name Address (Hex) Bit Name	Function Reserved Read-Only Register	0x0 RO Default Access
Register Name Address (Hex) Bit Name rsvd8 0x0f80 31:0 reserved rsvd9 (0x0f90) - Reserved Registers, Default: 0x000000 Register Name Address (Hex) Bit Name rsvd9 0x0f90 31:0 reserved reserved	Function Reserved Read-Only Register 000 Function Reserved Read-Only Register	0x0 RO Default Access
Register Name rsvd8 Address (Hex) Bit 31:0 Name reserved rsvd9 (0x0f90) - Reserved Registers, Default: 0x000000 Register Name Address (Hex) Bit Name Name rsvd9 0x0f90 31:0 reserved rsvd9 0x0f90 31:0 reserved rsvd10 (0x0fa0) - Reserved Registers, Default: 0x000000 Reserved Reserved	Function Reserved Read-Only Register 00 Function Reserved Read-Only Register	0x0 RO Default Access 0x0 RO
Register Name Address (Hex) Bit Name rsvd8 0x0f80 31:0 reserved rsvd9 (0x0f90) - Reserved Registers, Default: 0x00000 Register Name Address (Hex) Bit Name rsvd9 0x0f90 31:0 reserved reserved rsvd9 0x0f90 31:0 reserved rsvd9 0x0f90 31:0 reserved rsvd9 0x0f90 31:0 reserved rsvd9 0x0f90 31:0 reserved	Function Reserved Read-Only Register 000 Function Reserved Read-Only Register 000 Function Function	0x0 R0 Default Access 0x0 R0 Default Access
Register Name rsvd8 Address (Hex) Bit 31:0 Name reserved rsvd9 (0x0f90) - Reserved Registers, Default: 0x000000 Register Name Address (Hex) Bit Name Name rsvd9 0x0f90 31:0 reserved rsvd9 0x0f90 31:0 reserved rsvd10 (0x0fa0) - Reserved Registers, Default: 0x000000 Reserved Reserved	Function Reserved Read-Only Register 00 Function Reserved Read-Only Register	0x0 RO Default Access 0x0 RO
Register Name Address (Hex) Bit Name rsvd8 0x0f80 31:0 reserved rsvd9 (0x0f90) - Reserved Registers, Default: 0x00000 Register Name Address (Hex) Bit Name rsvd9 0x0f90 31:0 reserved reserved rsvd9 0x0f90 31:0 reserved rsvd9 0x0f90 31:0 reserved rsvd9 0x0f90 31:0 reserved rsvd9 0x0f90 31:0 reserved	Function Reserved Read-Only Register 000 Function Reserved Read-Only Register 000 Function Function	0x0 R0 Default Access 0x0 R0 Default Access
Register Name Address (Hex) Bit Name rsvd8 0x0f80 31:0 reserved rsvd9 (0x0f90) - Reserved Registers, Default: 0x000000 Register Name Address (Hex) Bit Name rsvd9 0x0f90 31:0 reserved reserved rsvd10 (0x0fa0) - Reserved Registers, Default: 0x00000 Register Name Address (Hex) Bit Name rsvd10 (0x0fa0) - Reserved Registers, Default: 0x00000 31:0 reserved reserved rsvd10 0x0fa0 31:0 reserved reserved	Function Reserved Read-Only Register 00 Function Reserved Read-Only Register 000 Function Reserved Read-Only Register	0x0 R0 Default Access 0x0 R0 Default Access 0x0 R0
Register Name Address (Hex) Bit Name rsvd8 0x0f80 31:0 reserved rsvd9 (0x0f90) - Reserved Registers, Default: 0x000000 Register Name Address (Hex) Bit Name rsvd9 0x0f90 31:0 reserved reserved rsvd9 0x0f90 31:0 reserved rsvd10 (0x0fa0) - Reserved Registers, Default: 0x00000 Register Name Address (Hex) Bit Name rsvd10 0x0fa0 31:0 reserved reserved Reserved Registers, Default: 0x00000 Register Name Address (Hex) Bit Name reserved Reserved Registers, Default: 0x00000 Register Name Address (Hex) Bit Name Register Name Bit Name	Function Reserved Read-Only Register 00 Function Reserved Read-Only Register 000 Function Reserved Read-Only Register	0x0 RO Default Access 0x0 RO Default Access 0x0 RO Default Access 0x0 RO
Register Name Address (Hex) Bit Name rsvd8 0x0f80 31:0 reserved rsvd9 (0x0f90) - Reserved Registers, Default: 0x000000 Register Name Address (Hex) Bit Name rsvd9 0x0f90 31:0 reserved reserved rsvd10 (0x0fa0) - Reserved Registers, Default: 0x00000 Register Name Address (Hex) Bit Name rsvd10 (0x0fa0) - Reserved Registers, Default: 0x00000 31:0 reserved reserved rsvd10 0x0fa0 31:0 reserved reserved	Function Reserved Read-Only Register 00 Function Reserved Read-Only Register 000 Function Reserved Read-Only Register	0x0 R0 Default Access 0x0 R0 Default Access 0x0 R0
Register Name Address (Hex) Bit Name rsvd8 0x0f80 31:0 reserved rsvd9 (0x0f90) - Reserved Registers, Default: 0x000000 Register Name Address (Hex) Bit Name rsvd9 0x0f90 31:0 reserved reserved rsvd9 0x0f90 31:0 reserved rsvd10 (0x0fa0) - Reserved Registers, Default: 0x00000 Register Name Address (Hex) Bit Name rsvd10 0x0fa0 31:0 reserved reserved Reserved Registers, Default: 0x00000 Register Name Address (Hex) Bit Name reserved Reserved Registers, Default: 0x00000 Register Name Address (Hex) Bit Name Register Name Bit Name	Function Reserved Read-Only Register 00 Function Reserved Read-Only Register 000 Function Reserved Read-Only Register	0x0 RO Default Access 0x0 RO Default Access 0x0 RO Default Access 0x0 RO
Register Name Address (Hex) Bit Name rsvd8 0x0f80 31:0 reserved (rsvd9) 0x0f80 31:0 reserved (rsvd9) 0x0f80 31:0 reserved (rsvd9) 0x0f90 31:0 reserved (rsvd9) 0x0f90 31:0 reserved (rsvd9) 0x0f90 31:0 reserved (rsvd10) (0x0fa0) Register, Default: 0x00000 Register Name Address (Hex) Bit Name rsvd10 0x0fa0 31:0 reserved reserved rsvd11 0x0fa0 31:0 reserved reserved	Function Reserved Read-Only Register Perform Reserved Read-Only Register Processor Processor <td>0x0 RO Default Access 0x0 RO Default Access 0x0 RO Default Access 0x0 RO</td>	0x0 RO Default Access 0x0 RO Default Access 0x0 RO Default Access 0x0 RO
Register Name Address (Hex) Bit Name rsvd8 0x0f80 31:0 reserved rsvd9 (0x0f90) - Reserved Registers, Default: 0x000000 Register Name Address (Hex) Bit Name Register Name Address (Hex) Bit Name Name Status Status <t< td=""><td>Function Reserved Read-Only Register 00 Function Reserved Read-Only Register 000 Function Reserved Read-Only Register</td><td>0x0 R0 Default Access 0x0 R0 Default Access 0x0 R0 Default Access 0x0 R0 Default Access 0x0 R0</td></t<>	Function Reserved Read-Only Register 00 Function Reserved Read-Only Register 000 Function Reserved Read-Only Register	0x0 R0 Default Access 0x0 R0 Default Access 0x0 R0 Default Access 0x0 R0 Default Access 0x0 R0
Register Name Address (Hex) Bit Name rsvd8 0x0f80 31:0 reserved rsvd9 (0x0f90) - Reserved Registers, Default: 0x000000 Register Name Address (Hex) Bit Name rsvd9 0x0f90 31:0 reserved reserved rsvd9 0x0f90 31:0 reserved rsvd10 (0x0fa0) - Reserved Registers, Default: 0x00000 Register Name Address (Hex) Bit Name rsvd10 0x0f90 31:0 reserved reserved rsvd11 0x0f90 31:0 reserved reserved	Function Reserved Read-Only Register Perform Reserved Read-Only Register Processor Processor <td>0x0 RO Default Access 0x0 RO Default Access 0x0 RO Default Access 0x0 RO</td>	0x0 RO Default Access 0x0 RO Default Access 0x0 RO Default Access 0x0 RO
Register Name Address (Hex) Bit Name rsvd8 0x0f80 31:0 reserved rsvd9 (0x0f90) - Reserved Registers, Default: 0x00000 Register Name Address (Hex) Bit Name rsvd9 0x0f90 31:0 reserved reserved rsvd10 (0x0fa0) - Reserved Registers, Default: 0x00000 Register Name Address (Hex) Bit Name rsvd10 (0x0fa0) - Reserved Registers, Default: 0x00000 Register Name Address (Hex) Bit Name rsvd11 (0x0fb0) - Reserved Registers, Default: 0x00000 Register Name Address (Hex) Bit Name rsvd11 (0x0fb0) - Reserved Registers, Default: 0x00000 Register Name Address (Hex) Bit Name rsvd11 (0x0fb0) - Reserved Registers, Default: 0x00000 Register Name Address (Hex) Bit Name rsvd11 (0x0fb0) - Reserved Registers, Default: 0x00000 Register Name Address (Hex) Bit Name	Function Reserved Read-Only Register Image: Served Read-Only Register	0x0 R0 Default Access 0x0 R0
Register Name Address (Hex) Bit Name rsvd8 0x0780 31:0 reserved rsvd9 (0x0f90) - Reserved Registers, Default: 0x000000 Register Name Address (Hex) Bit Name rsvd9 0x0f90 31:0 reserved reserved rsvd9 0x0f90 31:0 reserved rsvd10 (0x0fa0) - Reserved Registers, Default: 0x00000 Register Name Address (Hex) Bit Name rsvd10 (0x0fa0) - Reserved Registers, Default: 0x00000 Register Name Address (Hex) Bit Name rsvd10 0x0fa0 31:0 reserved Register Name Address (Hex) Bit Name rsvd11 0x0fb0 31:0 reserved reserved reserved rsvd11 0x0fb0 31:0 reserved reserved reserved rsvd12 0x0fc0 31:0 reserved reserved reserved	Function Reserved Read-Only Register 00 Function Reserved Read-Only Register 000 Function Reserved Read-Only Register	0x0 R0 Default Access 0x0 R0
Register Name Address (Hex) Bit Name rsvd8 0x0780 31:0 reserved rsvd9 (0x0f90) - Reserved Registers, Default: 0x00000 Register Name Address (Hex) Bit Name rsvd9 0x0f90 31:0 reserved reserved rsvd10 (0x0fa0) - Reserved Registers, Default: 0x00000 Register Name Address (Hex) Bit Name rsvd10 0x0fa0 31:0 reserved Register Name Address (Hex) Bit Name rsvd11 0x0fa0 31:0 reserved Register Name Address (Hex) Bit Name rsvd11 0x0fb0 31:0 reserved Register Name Address (Hex) Bit Name rsvd12 0x0fc0 31:0 reserved Register Name Address (Hex) Bit Name rsvd12 0x0fc0 31:0 reserved Registers, Default: 0x00000 Register Name Address (Hex) Bit Name rsvd12 0x0fc0 31:0 reserved reserved	Function Reserved Read-Only Register Image: Stress Stre	0x0 R0 Default Access 0x0 R0
Register Name Address (Hex) Bit Name rsvd8 0x0f80 31:0 reserved rsvd9 (0x0f90) - Reserved Registers, Default: 0x000000 Register Name Address (Hex) Bit Name Register Name Address (Hex) Bit Name Name Status Status <t< td=""><td>Function Reserved Read-Only Register Proction Reserved Read-Only Register Proction Reserved Read-Only Register</td><td>0x0 R0 Default Access 0x0 R0</td></t<>	Function Reserved Read-Only Register Proction Reserved Read-Only Register Proction Reserved Read-Only Register	0x0 R0 Default Access 0x0 R0
Register Name Address (Hex) Bit Name rsvd8 0x0780 31:0 reserved rsvd9 (0x0f90) - Reserved Registers, Default: 0x00000 Register Name Address (Hex) Bit Name rsvd9 0x0f90 31:0 reserved reserved rsvd10 (0x0fa0) - Reserved Registers, Default: 0x00000 Register Name Address (Hex) Bit Name rsvd10 0x0fa0 31:0 reserved Register Name Address (Hex) Bit Name rsvd11 0x0fa0 31:0 reserved Register Name Address (Hex) Bit Name rsvd11 0x0fb0 31:0 reserved Register Name Address (Hex) Bit Name rsvd12 0x0fc0 31:0 reserved Register Name Address (Hex) Bit Name rsvd12 0x0fc0 31:0 reserved Registers, Default: 0x00000 Register Name Address (Hex) Bit Name rsvd12 0x0fc0 31:0 reserved reserved	Function Reserved Read-Only Register Image: Stress Stre	0x0 R0 Default Access 0x0 R0
Register Name Address (Hex) Bit Name rsvd8 0x0780 31:0 reserved rsvd9 (0x0f90) - Reserved Registers, Default: 0x000000 Register Name Address (Hex) Bit Name Register Name Address (Hex) Bit Name Name Register Name Address (Hex) Bit Name rsvd9 0x0f90 31:0 reserved reserved rsvd10 (0x0fa0) - Reserved Registers, Default: 0x00000 Register Name Address (Hex) Bit Name rsvd10 0x0fa0 31:0 reserved reserved rsvd11 0x0fb0) - Reserved Registers, Default: 0x00000 Register Name Address (Hex) Bit Name rsvd11 0x0fb0 31:0 reserved reserved rsvd12 0x0fc0 31:0 reserved Register Name rsvd12 0x0fc0 31:0 reserved Register Name rsvd12 0x0fc0 31:0 reserved Register Name rsvd13 (0x0f00) - Reserved Registers, Default: 0x00000 <t< td=""><td>Function Reserved Read-Only Register Proction Reserved Read-Only Register Proction Reserved Read-Only Register</td><td>0x0 R0 Default Access 0x0 R0</td></t<>	Function Reserved Read-Only Register Proction Reserved Read-Only Register Proction Reserved Read-Only Register	0x0 R0 Default Access 0x0 R0
Register Name Address (Hex) Bit Name rsvd8 0x0780 31:0 reserved rsvd9 (0x0f90) - Reserved Registers, Default: 0x000000 Register Name Adoress (Hex) Bit Name rsvd9 0x0f90 31:0 reserved reserved rsvd9 0x0f90 31:0 reserved rsvd10 0x0f90 31:0 reserved rsvd10 0x0f90 31:0 reserved rsvd11 0x0f90 31:0 reserved rsvd12 0x0f90 31:0 reserved rsvd11 0x0f90 31:0 reserved rsvd12 0x0f60 31:0 reserved rsvd13 0x0f60 31:0 reserved	Function Reserved Read-Only Register 8 900 8 900 <td>0x0 R0 Default Access 0x0 R0</td>	0x0 R0 Default Access 0x0 R0
Register Name Address (Hex) Bit Name rsvd8 0x0780 31:0 reserved rsvd9 (0x0790) - Reserved Registers, Default: 0x000000 Register Name Address (Hex) Bit Name Register Name Address (Hex) Bit Name Name Name rsvd9 0x0790 31:0 reserved reserved rsvd10 0x0690 31:0 reserved rsvd10 0x0690 31:0 reserved rsvd10 0x0690 31:0 reserved rsvd10 0x0600 31:0 reserved rsvd11 0x0600 31:0 reserved rsvd11 0x0600 31:0 reserved rsvd11 0x0600 31:0 reserved rsvd12 0x0fc0 31:0 reserved rsvd12 0x0fc0 31:0 reserved rsvd13 0x0fc0 31:0 reserved rsvd13 0x0fc0 31:0 reserved rsvd13	Function Reserved Read-Only Register Image: Served Read-Only Register	0x0 R0 Default Access 0x0 R0
Register Name Address (Hex) Bit Name rsvd8 0x0780 31:0 reserved rsvd9 (0x0f90) - Reserved Registers, Default: 0x00000 Register Name Address (Hex) Bit Name rsvd9 0x0f90 31:0 reserved reserved rsvd9 0x0f90 31:0 reserved rsvd10 (0x0fa0) - Reserved Registers, Default: 0x00000 Register Name Address (Hex) Bit Name rsvd10 0x0fa0 31:0 reserved Register Name Address (Hex) Bit Name rsvd11 0x0fa0 31:0 reserved Register Name Address (Hex) Bit Name rsvd12 (0x0fc0) - Reserved Registers, Default: 0x00000 Register Name Address (Hex) Bit Name rsvd12 (0x0fc0) - Reserved Registers, Default: 0x00000 Register Name Address (Hex) Bit Name rsvd12 (0x0fd0) - Reserved Registers, Default: 0x00000 Register Name Address (Hex) Bit Name rsvd13 (0x0fd0) - Reserved Registers, Default: 0x000000 Register Name Address	Function Reserved Read-Only Register 8 900 8 900 <td>0x0 R0 Default Access 0x0 R0</td>	0x0 R0 Default Access 0x0 R0
Register Name Address (Hex) Bit Name rsvd8 0x0780 31:0 reserved rsvd9 (0x0f90) - Reserved Registers, Default: 0x000000 Register Name Address (Hex) Bit Name rsvd9 0x0f90 31:0 reserved reserved rsvd9 0x0f90 31:0 reserved rsvd10 (0x0fa0) - Reserved Registers, Default: 0x00000 Register Name Address (Hex) Bit Name rsvd10 0x0fa0 31:0 reserved reserved rsvd11 (0x0fb0) - Reserved Registers, Default: 0x00000 Register Name Address (Hex) Bit Name rsvd11 (0x0fb0) - Reserved Registers, Default: 0x00000 Register Name Address (Hex) Bit Name rsvd12 (0x0fc0) - Reserved Registers, Default: 0x00000 Register Name Address (Hex) Bit Name rsvd12 (0x0fc0) - Reserved Registers, Default: 0x00000 Register Name Address (Hex) Bit Name rsvd13 (0x0fd0) - Reserved Registers, Default: 0x00000 Register Name Address (Hex) Bit Name rsvd13 (0x0fd0) -	Function Reserved Read-Only Register 800 Function Reserved Read-Only Register 8000 Function Reserved Read-Only Register 8000 Function Reserved Read-Only Register	Ox0 RO Default Access 0x0 RO
Register Name Address (Hex) Bit Name rsvd8 0x0780 31:0 reserved rsvd9 (0x0790) - Reserved Registers, Default: 0x000000 Register Name Address (Hex) Bit Name Register Name Address (Hex) Bit Name Name Register Name Address (Hex) Bit Name rsvd9 0x0790 31:0 reserved Register Name Address (Hex) Bit Name rsvd10 0x07a0 31:0 reserved Register Name Address (Hex) Bit Name rsvd11 0x0fb0) - Reserved Registers, Default: 0x00000 Register Name Address (Hex) Bit Name rsvd11 0x0fb0 31:0 reserved reserved rsvd12 0x0fc0 31:0 reserved reserved rsvd12 0x0fc0 31:0 reserved reserved rsvd13 0x0fd0 Reserved Registers, Default: 0x00000 Register Name Address (Hex) Bit Name rsvd13 0x0fd0	Function Reserved Read-Only Register Image: Second Seco	Ox0 RO Default Access 0x0 RO
Register Name Address (Hex) Bit Name rsvd8 0x0780 31:0 reserved rsvd9 0x0780 31:0 reserved Register Name Address (Hex) Bit Name rsvd9 0x0790 31:0 reserved rsvd10 0x0690 31:0 reserved rsvd10 0x0790 31:0 reserved rsvd10 0x0790 31:0 reserved rsvd10 0x0790 31:0 reserved rsvd11 0x0790 31:0 reserved rsvd11 0x0790 31:0 reserved rsvd12 0x0760 31:0 reserved rsvd12 0x0760 31:0 reserved rsvd12 0x0760 31:0 reserved rsvd12 0x0760 31:0 reserved rsvd13 0x0760 31:0 reserved rsvd13 0x0760 31:0 reserved rsvd13 0x0760 31:0<	Function Reserved Read-Only Register 000	0x0 R0 Default Access 0x0 R0
Register Name Address (Hex) Bit Name rsvd8 0x0780 31:0 reserved rsvd9 (0x0790) - Reserved Registers, Default: 0x000000 Register Name Address (Hex) Bit Name Register Name Address (Hex) Bit Name Name Register Name Address (Hex) Bit Name rsvd9 0x0790 31:0 reserved reserved Register Name Address (Hex) Bit Name rsvd10 0x0790 31:0 reserved Register Name Address (Hex) Bit Name rsvd11 0x0760 31:0 reserved Register Name Address (Hex) Bit Name rsvd11 0x0760 31:0 reserved reserved Register Name Address (Hex) Bit Name rsvd12 0x0fc0 31:0 reserved reserved Register Name Address (Hex) Bit Name rsvd13 0x0fd0 31:0 reserved Register, Default: 0x00000 Register Name	Function Reserved Read-Only Register 00 Function Reserved Read-Only Register 000 Function Reserved Read-Only Register 000 Function Reserved Read-Only Register 000 Function Reserved Read-Only Register	Ox0 RO Default Access 0x0 RO
Register Name Address (Hex) Bit Name rsvd8 0x0780 31:0 reserved rsvd9 (0x0790) - Reserved Registers, Default: 0x000000 Register Name Adaress (Hex) Bit Name rsvd9 0x0790 31:0 reserved reserved Register Name Adaress (Hex) Bit Name rsvd10 (0x0fa0) - Reserved Registers, Default: 0x00000 Register Name Address (Hex) Bit Name rsvd10 (0x0fa0) - Reserved Registers, Default: 0x00000 Register Name Address (Hex) Bit Name rsvd11 (0x0fb0) - Reserved Registers, Default: 0x00000 Register Name Address (Hex) Bit Name rsvd12 (0x0fc0) - Reserved Registers, Default: 0x00000 Register Name Address (Hex) Bit Name rsvd12 (0x0fc0) - Reserved Registers, Default: 0x00000 Register Name Address (Hex) Bit Name rsvd13 (0x0fd0) - Reserved Registers, Default: 0x00000 Register Name Address (Hex) Bit Name rsvd13 (0x0fd0) - Reserved Registers, Default: 0x00000 Register Name Bit Name Reserved <td>Function Reserved Read-Only Register 000 Function Reserved Read-Only Register 000</td> <td>0x0 R0 Default Access 0x0 R0</td>	Function Reserved Read-Only Register 000	0x0 R0 Default Access 0x0 R0

Updating Crimson

This chapter discusses the procedure required to update the CRIM-SON transceiver firmware. Speaking broadly, Crimson has two primary firmware sources: the FPGA firmware (containing the Linux file system and FPGA firmware), and the MCU firmware (the Atmel processor code used to control and configure the radio and time boards). This chapter explains the procedure to update the MCU firmware, and configure the FPGA firmware to program the MCU.

MCU Firmware

The MCU code is responsible for controlling the various components on each radio board. When a command is issued from the digital board, the MCU interprets the command and configures or adjusts the various components on the board to the desired mode of operation.

The capability exists to update this code through the existing UART interface, the optimal update method takes advantage of the exposed SATA headers to directly update the Atmel Controller. The following provides the recommended procedure to update the MCU firmware.

Automatic MCU Update Pre-requisites

In order to automatically update from CRIMSON, you require;

1. Firmware binaries (eg; rx.hex, tx.hex)

The actual MCU firmware and binaries are available from Per Vices. If you are updating from the MCU, you only require the application binaries (rx.hex, tx.hex, synth.hex, dig.hex). Please contact us for more information.

2. A client terminal with SSH and SCP installed.

More information on the architecture behind Crimson may be found in on page 17.

Automatic MCU Update Procedure

 Copy the firmware binaries over to CRIMSON, and place them within the */home/root/pv_mcu* directory. If you are using the default configuration, and wish to update all the MCUs, you may use the following scp invocation;

cd <firmware_directory>

scp {rx,tx,synth,dig}.hex root@192.168.10.2:/home/root/pv_mcu

2. Having copied the MCU binaries, we much now program then. This is done from within CRIMSON. Accordingly, we need to SSH into the machine, and then run the MCU update routine located in the /home/root/pv_mcu directory; ssh root@192.168.10.2 # cd /home/root/pv_mcu # cflach ch all

./flash.sh all

3. Once the process is completed, restart CRIMSON.

Manual MCU Update Pre-requisites

You require the following programs and items prior to updating the MCU firmware;

1. avrdude

avrdude is a program that allows you to program Atmel MCUs. It is generally available in the package repositories of most Linux distributions. It is also available from: http://savannah.nongnu.org/projects/avrdude/. We presently use version 6.1.

2. Firmware binaries (eg; rx.hex, rx-boot.hex)

The actual MCU firmware and binaries are available from Per Vices. Please contact us for more information. In order to fully program each board, you may require up to two binaries files per board; one to program the board boot-loader (identified by the -boot suffix), and an application binary (eg., «rx.hex, tx.hex, dig.hex, or synth.hex).

3. Programming dongle

A programming dongle is required to interface between the custom SATA header and an AVR-type programmer. You may build your own, or request one to be provided (on a limited basis). One SATA programming dongle is provided for the receive (Rx), transmit (Tx), and time (Synth) boards. A separate, mini-SAS type programmer is provided for the digital board. If you have changed the default management IP address, then you will have to use that address.

You may update a specific board by specifying it; rx, tx, synth, dig.

Manual MCU Firmware Update Procedure

- 1. Unplug the CRIMSON chassis, and remove the cover.
- 2. Locate the relevant board firmware header (see Figures 9 on the next page and 12 on page 51).
 - (a) For the Receive (Rx), Transmit (Tx), or Time board (Synth), this is the SATA data header located beside the SATA power header.
 - (b) For the Digital (Dig) board, the Rx port mini-SAS port doubles as the MCU programming header. You will need to carefully unplug the Rx Mini-SAS connector in order to insert the programming dongle.
- 3. Mate the programming dongle with the appropriate board programming port.
- 4. Program the application firmware, taking care to *ensure you program the correct board with the correct firmware*.

Your specific programmer and port may vary, requiring you to modify the port (-P) and controller (-c) options.

We use an **avrispmkII** compatible programmer over a **usb** connection, and want to program the **rx.hex** application firmware to the receive (Rx) board. We can use the following avrdude syntax;

avrdude -P **usb** -c **avrispmkII** -p **x256a3u** -B 8 \ -U application:w:**rx.hex**

Syntax notes:

We use a programmer controller (-c) that is **avrispmkII** compatible, and using a port (-P) **usb** connection, and setting a bit clock period in nanoseconds (-B) to 8. The part (-p) is an ATxmega256A3U, specified as **x256a3u**, and we carry out a memory operation (-U) that writes the *application* binary **rx.hex** to memory.

5. (Optional) Program the board boot-loader.

Your specific programmer and port may vary, requiring you to modify the port (-P) and controller (-c) options.

We use an **avrispmkII** compatible programmer over a **usb** connection, and want to program the **rx-boot.hex** boot loader to the receive (Rx) board. We can use the following avrdude syntax;

```
avrdude -P usb -c avrispmkII -B 8 -e \
-p x256a3u -U boot:w:rx-boot.hex -U fuse2:w:oxBF:m
```

Syntax notes:

We use a programmer controller (-c) that is **avrispmkII** compatible, and using a port (-P) **usb** connection, and setting a bit clock period in nanoseconds (-B) to 8, after first performing a chip erase (-e). The part (-p) is an ATxmega256A₃U, specified as **x256a₃U**, and we carry

Remember to confirm that you are burning the correct *application* firmware file to the correct board!

Remember to confirm that you are burning the correct *boot loader* firmware file to the correct board!

50 PER VICES CORPORATION

out a memory operation (-U) that writes the **xboot-boot.hex** file to the boot loader, and subsequently carrying out another memory operation (-U) to set the fuses to (**fuse2:w:oxBF:m**).

6. Congratulations! You should have successfully updated the Crimson MCU firmware.



Figure 9: The MCU programming header location on the Receive (Rx) board.



Figure 10: The MCU programming header location on the Transmit (Tx) board.




Figure 11: The MCU programming header location on the Time (Synth) board.



Figure 12: MCU programming header location on the Digital (Dig) board. It shares the same port as the mini-SAS cable going to the Rx board.



Figure 13: A sample debug adapter mated with an Atmel Programmer.

FPGA Firmware

The FPGA firmware used by Crimson is stored on the provided Crimson SD card, and is loaded onto the FPGA during boot. This procedure describes how to replace or update the FPGA code stored on the SD card.

It is also possible to update the FPGA firmware using the command line, or directly over JTAG using a USB Blaster.

FPGA Update Pre-requisites

You require the items prior to updating the FPGA firmware stored on the FPGA firmware;

1. FPGA Binaries (soc_system.rbf)

This contains the FPGA firmware, as a raw binary file (rbf) named soc_system.rbf. If you are compiling from source, or from within Quartus 2, you will have to convert the default output file (with an .sof extension - SRAM object file) to an appropriate RBF file. To do this, compile the project first. After compiling the project, open the Convert Programmer menu (File > Convert Programming Files) and use the settings shown in Figure 14 on the next page.

Updating firmware using the USB Blaster is not recommended if you are also using the SoC, as it may adversely impact SoC operation. 2. Crimson SD Card

The SD Card shipped with your CRIMSON platform.

3. Mini SD Card Reader

All CRIMSON transceivers ship with a USB card reader. Alternatively, you may use your own.

4. A computer to copy over the SD Card.

In order to copy over the SD Card, you will need a computer to copy the updated or generated FPGA firmware to the SD Card.

E il		t Programming F <u>Wi</u> ndow	ile - /home/altrus/src/pv/vaunt/fw/system/Vaunt -	vaunt-top		Search altera.c	⊙ ×] 🚱
Ye	becify the ou can also ture use.	input files to o import inpu	convert and the type of programming t file information from other files and	g file to gener save the com	ate. version setup information cre		
ſ							
L							
ſ							
			soc_system.rbf				
			Create Memory Map File (Genera				
			Create CvP files (Generate soc_s				
			Create config data RPD (Generat				
		File/Data are	a Properties	Start Addre			
	- SOF D	ata unt-top.sof	5ASTMD3E3F31				
L							

Figure 14: Quartus 2 IDE Convert Programming Files GUI. The settings illustrate the convert ion of the default (.sof) file format to the desired raw binary file (.rbf), with a mode of Passive Parallel x16, and an output filename of soc_system.rbf.

FPGA Update Procedure

- If you are generating from your own Quartus Project, ensure that you have converted the newly generated source code to a Raw Binary File (see Figure 14).
- 2. Confirm the file name is:

soc_system.rbf

- 3. Power down CRIMSON, and remove the mini SD Card.
- 4. Insert the SD Card into the provided USB mini-SD Card reader, and place the assembly into a computer.
- 5. Identify the partition containing the existing soc_system.rbf file.

The SD Card contains three partitions. Depending on your operating system, the number of viewable partitions may vary. Using a reasonable operating system, you should be able to view three partitions, eg;

sdX1 - partition 1- type b - W95 FAT32 partition (This contains the RBF file!)

sdX2 - partition 2 - type 83 - Linux ext3 partition (Contains SoC file system)

sdX2 - partition 3 - type a3 - UBOOT and boot loader (It's best not to touch this)

- 6. Once you identify the correct partition, replace the existing RBF file with the new one, and *cleanly unmount the partition*.
- Remove the USB mini-SD Card adapter from your computer, and pull out the mini-SD Card. Insert the bare SD card back into the Crimson mini-SD Card receptacle.

You must ensure you cleanly unmount the partition. You risk corrupting the firmware image (and possibly even Crimson), if you simply remove the USB key without first unmounting (safely removing) the USB key! For added security, type, «sync» to flush filesystem buffers prior to removing the SDCard.

8. Congratulations! You should have successfully updated the Crimson FPGA code.

FPGA Signal Tap

So you're swimming along, developing your own FPGA firmware when disaster strikes! There's a problem in your code. Despite your countless hours simulating your code, you've discovered a bug. Worse, you aren't sure exactly where it might lie, though you suspect that the problem might come from that new code that Laura (from accounting) introduced. Before escalating the issue (or poisoning your relationship with your colleague), you want to debug the issue with Signal Tap. The following procedure indicates how to attach a USB Blaster to CRIMSON.

FPGA Signal Tap Pre-requisites

You require the items prior to updating the FPGA firmware stored on the FPGA firmware;

- 1. Altera USB Blaster (or clone) with serial input.
- 2. CRIMSON Transceiver Platform

FPGA Signal Tap Attachment Procedure

- 1. Remove the cover from CRIMSON.
- 2. Locate the Signal Tap header on the digital board (see Figure 15 on the next page).

Default boards may not include a Signal Tap header; in which case you shall have to solder on a dual row 10 position header.

- 3. Attach the Signal Tap header to the Jumpers.
- 4. Congratulations! You have successfully attached a USB Blaster to CRIMSON.



Figure 15: FPGA JTAG header location on digital board. You may use this jumper to attach a USB Blaster 2 device on to Crimson, which enables you to use Signal Tap or carry out JTAG searches. Last Chapter