

Mobilygen Corporation 2900 Lakeside Drive #100 Santa Clara, CA 95054 Tel: (408) 869-4000 Fax: (408) 980-8044 email: info@mobilygen.com

MG1264 User Manual

Document Version: 1.1

Low Power H.264 and AAC Codec

Copyright © 2004, 2005, 2006, and 2007 Mobilygen Corporation

Mobilygen and the Mobilygen logo are registered trademarks of Mobilygen Corporation, Inc. All rights reserved.

All other products and services mentioned in this publication are the trademarks, service marks, registered trademarks, or registered servicemarks of their respective owners.

Mobilygen Corporation 2900 Lakeside Drive #100 Santa Clara, CA 95054

Telephone 1 (408) 869-4000 FAX 1 (408) 980 8044

www.mobilygen.com

About This Document

This manual provides a complete reference for the MG1264 Low Power H.264 and AAC Codec for Mobile Devices User Manual.

Audience

This document assumes that the reader has knowledge of:

- Mobile Video product architectures
- Video Standards

Conventions

The following conventions were used in this manual:

When computer output listings are shown, an effort has been made not to break up the lines when at all possible. This is to improve the clarity of the printout; for this reason, some listings will be indented, and others will start at the left edge of the column.

Terms

H.264

This manual makes reference to the term H.264 and MPEG4 Part 10 Advanced Video Coding (AVC). The full name for the standard is ITU-T Rec. H.264 / ISO/IEC 11496-10, "Advanced Video Coding", and information can be found on the standard at:

• [h](http://www.iec.ch/)ttp://www.iec.ch/

The H.264 standard was jointly developed by the Video Coding Experts Group (VCEG) of the International Telecommunications Union (ITU) and the MPEG committee of ISO/IEC. The two identical standards are ISO MPEG4 Part 10 of MPEG4, and ITU-T H.264, but it is commonly referred to as "Advanced Video Coding" or AVC.

AAC

AAC is the MPEG-4 Advanced Audio Coding standard. Information on AAC can be found at:

• [h](http://www.aac-audio.com/)ttp://www.aac-audio.com/

Table of Contents

List of Figures

List of Tables

Chapter 1. Overview

The MG1264 is a single-chip H.264 codec IC that enables mobile products to capture, play and share high quality digital video and audio. The MG1264 is a complete A/V codec solution including both a H.264 30 frame-per-second video codec, and a high fidelity twochannel AAC audio codec. Power consumption while encoding is 185 mW for the complete device including VGA 30fps video, 2-channel AAC audio, and all chip I/O functions.

Mobilygen has developed a unique chip architecture dedicated to low power video processing. The patented EVE (Enabling Video Everywhere) architecture was used to implement the MG1264 and includes the following key technologies:

- Dedicated hardware media processing engines that are active only when data is being processed
- A highly-optimized hardware multi-threaded embedded microcontroller with single cycle context switching that controls all media processing operations and allows for easy integration of customer differentiating features
- An advanced video pre-processor that greatly improves H.264 encoder efficiency and overall video quality
- An ultra-efficient video processing oriented memory controller with forward seeking transaction reordering capabilities that doubles memory efficiency allowing all functions to operate with a single 16-bit SDRAM
- Patented low-power H.264 video coding algorithms developed specifically to maximize video quality
- Easy to control through standard firmware APIs; no customer programming is required

The MG1264 is designed for use in video surveillance, Digital Video Recorders (DVRs), Personal Video Recorders (PVRs), Portable Media Players (PMPs), video IP streaming, still cameras, video cameras, peripheral products, and any other applications that require H.264 encoding and/or decoding capabilities with very low power consumption.

1.1 Architecture

The MG1264 Low Power H.264 and AAC Codec for Mobile Devices is built of the following blocks as shown in [Figure 1-1:](#page-15-1)

- MG1264 Codec Host Interface
- Video Input and Preprocessor (VPP)
- H.264 Video Codec
- Video Output Processor (VPU)
- AAC Audio CODEC

Figure 1-1 MG1264 Codec Block Diagram

1.2 MG1264 Codec Applications

The MG1264 Low Power H.264 and AAC Codec for Mobile Devices is a VGA 30 fps H.264 and two-channel AAC Audio CODEC that enables Audio and Video (A/V) capture and playback functionality in mobile video products.

These include:

- Security cameras
- Digital Video Recorders (DVRs)
- Personal Video Recorders (PVRs)
- Video IP Streaming
- Digital Still Cameras
- Solid-State Camcorders
- Portable Media Players

The MG1264 Codec produces H.264 and AAC compliant bitstreams that can be decoded by any standard-compliant decoder such as software decoders on a PC.

The MG1264 Codec is designed for low power operation. Mobile video products based on the MG1264 Codec can play back any A/V content that it captures, just like a traditional tape based camcorder. The MG1264 Codec can also play back H.264 streams using the Tools shown in [Figure 1-2](#page-16-1). [Figure 1-2](#page-16-1) shows the MG1264 Codec's capabilities.

Figure 1-2 H.264/AVC Tools/Profiles

The MG1264 Codec is designed to be a coprocessor to a main System Host Processor and ASIC. [Figure 1-3](#page-17-0) is a camera system block diagram that shows how MG1264 Codec is integrated into a system. The main camera ASIC performs the traditional camera functions such as interface to the CCD, color processing, zoom lens control, LCD display, storage, etc.

Figure 1-3 Camera System-Level Block Diagram

1.3 Features

The MG1264 Low Power H.264 and AAC Codec for Mobile Devices has these features:

1.3.1 Modes Of Operation

Video compression applications require the user to manually select the mode of operation, typically video capture and playback. Depending upon the design, the MG1264 Codec does not need to be powered-on and initialized until the appropriate mode is selected.

1.3.2 Power-Up and Initialization

The MG1264 Codec is able to power-up and be ready to start encoding or decoding in less than one second. The System Host CPU is responsible for downloading the boot code to the MG1264 Codec and then initializing the MG1264 Codec. See ["Firmware Loader" on page 119](#page-118-1).

When the MG1264 Codec is actually powered-on and initialized is a design parameter of the system. It can be either when the system is turned on or when the Video Encode mode is selected.

1.3.3 Encode and Decode Mode

When the MG1264 Codec is active, it is ready to start encoding or decoding within one frame time.

1.3.4 MG1264 Codec Specifications

The MG1264 Codec implements a subset of H.264 Tools that achieves superior video quality with a low power budget. The MG1264 Codec does not implement the following H.264 tools: B-frames, CABAC, MAFF, Weighted Prediction, ASO, and FMO.

The MG1264 Codec can be best classified in the following way: If Frame mode coding is used, then the MG1264 Codec produces Baseline and Main Profile compatible streams (see [Figure 1-2](#page-16-1) on [page 17\)](#page-16-1). Baseline is the primary encoding mode for the MG1264 Codec, however the MG1264 Codec also supports Field mode coding. Streams coded as Field mode are technically Main Profile.

The MG1264 Codec decodes only streams created with the same subset of tools as listed above.

1.3.5 H.264 Encoder Target Performance

The MG1264 Codec is capable of encoding up to full D1 resolution (720 x 576). The MG1264 Codec is also capable of resolution down-sampling with excellent results at lower bitrates.

[Table 1-1](#page-19-3) lists target bitrates and corresponding resolutions for NTSC.

1. 30 fps is a shorthand representation for the traditional 29.976 NTSC frame rate. In applications where display on a traditional TV is required, the frame rate should be set accordingly.

1.3.6 PAL Resolution H.264

The MG1264 Codec is also capable of PAL encoding, as shown in [Table 1-2](#page-19-4).

1.3.7 SVGA 800x600 Video Resolution

The MG1264 Codec supports a maximum video resolution of 800x600 (SVGA). This resolution is intended for playback on PCs. This SVGA mode is intended to work with a standard 27 MHz video clock. The maximum frame rate is 25 fps.

1.3.8 Video Input and Output Scaling

The MG1264 Codec is capable of performing video scaling both on the input during encoding and on the output during decoding. This allows the MG1264 Codec to use alternate video resolutions to facilitate display on standard televisions. It also facilitates applications that make use of lower resolutions such as streaming over low bandwidth networks.

Input Video Scaling

The Input Video Scaler is designed to take a standard D1 resolution video input and generate the target encoding resolutions listed in [Table 1-1](#page-19-3). The MG1264 Codec supports a maximum horizontal resolution of 800 pixels.

The minimum picture size that can be encoded is 96 x 96. The resolution can be obtained by either setting the capture rectangle to that resolution, or by scaling a larger capture rectangle to that resolution. See the crop and scaling commands for more information.

However, note that you must use one slice per macroblock row for any horizontal resolution below 128, meaning that pictures that are 112 or 96 pixels wide must use one slice per row. See ["Cropping"](#page-186-0) and ["Scaling" on page 187](#page-186-1) for more information.

Output Video Scaling

The Output Video Scaler is designed to up-sample any resolution less than D1 for display on a standard television or down-sample for display on alternative displays. The Output Video Scaler also has the ability to perform square pixel to rectangular pixel conversion to support display of square pixel video correctly on a traditional TV display.

1.3.9 MG1264 Codec SDRAM Requirements by Function

[Table 1-3](#page-20-2) shows the SDRAM requirements for the most common applications.

Memory Requirements	Function				
8 MBytes	Half Duplex (encode or decode) NTSC fully featured with no On-Screen Display (OSD)				
16 MBytes	Half Duplex (encode or decode) PAL fully featured with OSD				
	Full Duplex (encode and decode) NTSC with full-screen OSD				
	Full Duplex (encode and decode) PAL with no OSD				
32 MBytes	Full Duplex (encode and decode) PAL or NTSC with OSD				

Table 1-3 SDRAM Requirements by Function

1.3.10 User Control of H.264 Encoder Features (Tools)

The encoder features are selectable. Each feature has settings and/or ranges that affect the overall compression efficiency accordingly. This section shows the key features and their associated target settings.

Picture Resolution

[Table 1-1](#page-19-3) shows the video resolutions. This selection uses the Input Video Scaler to produce the desired resolution.

Video Frame Rate

The primary target for the MG1264 Codec is natural motion frame rate like that of NTSC video at 30 fps. The following alternate frame rates are also supported:

- 25 fps (for PAL applications)
- \cdot 15 fps
- Any arbitrary bitrate between 1 and 30 fps

Video Bitrate

The target bitrates are listed in [Table 1-1](#page-19-3) for given resolutions. The maximum video data rate is 10 Mbps. The minimum video data rate is 56 kbps. The bitrate can be specified arbitrarily from 56 kbps to 10 Mbps.

Picture Type

The Picture Type refers to as Frame or Field coding. When Field mode is selected, all fields are encoded separately. The MG1264 Codec does not implement MBAFF mode.

GOP Structure

The MG1264 Codec uses I-frames and P-frames only. No B-frames. The GOP structure is user selectable from 1 to infinity. The default GOP length is 15.

On-the-Fly Parameter Changes

The following parameters can be changes at any time:

- Frame Rate
- Bit Rate
- Resolution
- GOP Length

1.3.11 The AAC Audio CODEC

The MG1264 Codec can encode two-channel AAC audio with 16-bit samples.

User Control of the AAC Encoder Features

The audio encoder features are selectable. Each feature has settings and/or ranges that affect the overall compression efficiency, accordingly. [Table 1-4](#page-22-3) shows the key features and their associated target settings.

Table 1-4 AAC Encoder Features

Feature	Options
Channels	Mono (1) or Stereo (2)
Sample rate	22.05, 24, 32, 44.1, or 48 kHz
Bitrate	8 - 384 kbps

1.3.12 I/O Control

The MG1264 Codec is intended to be a co-processor in a system with a basic architecture as shown in [Figure 1-3.](#page-17-0) All system control is done by the System Host CPU, including booting and initializing the MG1264 Codec. All other I/O functions are controlled by the system host processor. I/O functions include: LCD control, camera sensor control, TV output, mass storage controllers, USB, Ethernet, audio codec, etc.

1.3.13 Full Duplex

The MG1264 can operate in Full Duplex mode, where it is encoding and decoding at the same time. Some limitations apply:

- VGA resolution (max)
- Frame coding only (no field coding).
- MPEG-1 Layer II audio, mono (no AAC)
- Requires 128 Mbits of SDRAM

Chapter 2. Pinlist and Packaging Information

The MG1264 Low Power H.264 and AAC Codec for Mobile Devices is available in two RoHS compliant, **Pb-free** packages. The MG1264-169TFBGA is in a 169-pin Thin & Fine-Pitch Ball Grid Array package (TFBGA) that is 13mm x 13mm, with 0.8mm ballpitch. The MG1264-156VFBGA is in a 156-pin Very Fine-Pitch Ball Grid Array package (VFBGA) that is 9mm x 9mm, with 0.5mm ball-pitch.

This chapter describes the mechanical specifications of the MG1264 Codec packages and provides a list of the pins for the device in each package. It also presents the solder profiles to be used for each of the packages, and the storage recommendations for the same package.

It is divided into these subsections:

- • ["Package Pinouts" on page 26](#page-25-0)
- • ["Pin List" on page 30](#page-29-0)
- • ["Design Considerations" on page 37](#page-36-0)
- • ["Package Dimensions" on page 38](#page-37-0)
- • ["Solder Profile" on page 40](#page-39-0)
- • ["Storage Recommendations" on page 41](#page-40-0)

2.1 Package Pinouts

2.1.1 169-Pin TFBGA Package

[Figure 2-1](#page-25-2) shows the pinout for the MG1264 Codec in the 169-Pin TFBGA package. This figure is continued on the next page.

Figure 2-1 Pinout Diagram for the MG1264 Codec in the 169-pin TFBGA Package

Figure 2-1 Pinout Diagram for the MG1264 Codec in the 169-pin TFBGA Package (Continued)

2.1.2 156-Pin VFBGA Package

[Figure 2-1](#page-25-2) shows the pinout for the MG1264 Codec in the 156-pin VFBGA package. This figure is continued on the next page.

	$\mathbf{1}$	$\overline{2}$	$\mathbf{3}$	$\overline{\mathbf{4}}$	5	$\bf 6$	$\overline{7}$	8
$\boldsymbol{\mathsf{A}}$	H_ADDR1	VIDOUT_ DATA_0	VIDOUT_ DATA_2	VIDOUT_ DATA_4	VIDOUT_ DATA_6	VIDOUT_ FIELD	VIDOUT_ HSYNC	VID_DATA7
$\, {\bf B}$	H_ADDR2	HCS	VIDOUT_ DATA_1	VIDOUT_ DATA_3	VIDOUT_ DATA_5	VIDOUT_ DATA_7	VIDOUT_ VSYNC	VID_CLK
$\mathbf c$	H_ADDR4	H_ADDR3						
D	H_ADDR6	H_ADDR5			CVDD			
E	IOVDD	H_WR		CVDD				
F	H IRQ	H_RD					IOVDD	IOVDD
G	H_DMARQ	H_WAIT				IOVDD	GND	GND
H	H_DATA1	H_DATA0				IOVDD	GND	GND
J	H_DATA2	H_DATA3				GND	GND	GND
K	H_DATA4	H_DATA5				GND	GND	GND
L	H_DATA6	H_DATA7				GND	MIOVDD	MIOVDD
M	H_DATA8	H_DATA9		CVDD				
$\boldsymbol{\mathsf{N}}$	H_DATA10	H_DATA11			CVDD	CVDD		
P	H_DATA12	H_DATA13						
${\sf R}$	H_DATA14	RESET	TMS	TDI	TD _O	TMODE	AUD_CLK	AUD_LRCK
T	H_DATA15	SIN	SOUT	TCK	TRST	AUD_IDAT	AUD_ODAT	AUD_BCK

Figure 2-2 Pinout Diagram for the MG1264 Codec in the 156-pin VFBGA Package

┯

┯

 \top

┯

 Γ

Figure 2-2 Pinout Diagram for the MG1264 Codec in the 156-pin VFBGA Package (Continued)

2.2 Pin List

[Table 2-1](#page-29-1) shows the pin list sorted by interface. [Table 2-2](#page-34-0) shows the power and ground pins.

	Pin Number			Pullup or		Function			
Pin Name	169 -pin TFBGA	156-pin VFBGA	Input or Output ¹	Pulldown when not in use	Voltage (V)	(drive Strength) (mĀ)	Description		
Clock Input									
XIN	B12	A14			3.3		Clock input: Clock Input to the internal PLL that is used to generate Core Clock. Supports 24 - 40 MHz. See "XIN Core Clock Considerations" on page 37 for more informa- tion.		
Reset									
RESET	P ₁	R ₂			3.3		Active low Reset pin.		
Host Interface									
HCS	B2	B2			3.3		Active low chip select. This pin is used to access the MG1264 internal registers, external memory and bit- stream read and write FIFO.		
H_ADDR1	A ₁	A1			3.3		H-ADDR{6:1] - 6 bits of Host Bus Address		
H_ADDR2	B1	B1			3.3				
H ADDR3	C ₂	C ₂		—	3.3				
H_ADDR4	C ₁	C1		—	3.3				
H_ADDR5	D ₂	D ₂			3.3				
H_ADDR6	D ₁	D ₁			3.3				
H_WR	E ₁	E ₂			3.3		Active low, Write Enable		
H_RD	F ₃	F ₂			3.3		Active low, Read Enable		
H IRQ	F ₂	F ₁	Ω		3.3	$\overline{4}$	Active low, Host Interrupt Request		
H_WAIT	F ₁	G ₂	Ω		3.3	$\overline{4}$	Active Low wait signal. The MG1264 CODEC asserts this pin to extend the bus cycle until ti is able to accept data (during writes) or present data (during reads).		
H_DMARQ	G ₂	G1	Ω		3.3	4	Active low, bitstream DMA Request. See "MG1264 Codec External Memory Interface Port 2 Registers" on page 70 and "MG1264 Codec Bitstream Interface Registers" on page 70 for more information.		

Table 2-1 MG1264 CODEC Host Interface Pins

Table 2-1 MG1264 CODEC Host Interface Pins

Table 2-1 MG1264 CODEC SDRAM Interface Pins

	Pin Number			Pullup or		Function			
Pin Name	169 -pin TFBGA	156 -pin VFBGA	Input or Output ¹	Pulldown when not in use	Voltage $\left(\text{V}\right)$	(drive Strength) (mA)	Description		
Test Pins									
SIN	R ₁	T ₂		Down	3.3		UART receive data		
SOUT	P ₂	T ₃	Ω		3.3	4	UART transmit data		
TMS	N ₃	R ₃	IU	Down	3.3		JTAG test mode. This pin has an internal 20 kOhm - 150 kOhm (50 kOhm nominal) pull-up resistor.		
TCK	R ₂	T ₄	IS.	Down	3.3		JTAG test clock		
TDI	P ₃	R ₄	IU	Down	3.3		JTAG test data input. This pin has an internal 20 kOhm - 150 kOhm (50 kOhm nominal) pull-up resistor.		
TD _O	R ₃	R ₅	0T		3.3	8	JTAG test data output		
TRST	P ₄	T ₅	IU	Down	3.3		Active low JTAG Reset. This pin has an internal 20 kOhm - 150 kOhm (50 kOhm nominal) pull-up resistor.		
TMODE	R ₄	R ₆		Down	3.3		Manufacturer test mode		

Table 2-1 MG1264 CODEC Test Pins

1. I = Input, IU = Input w/ Internal Pull-Up, IS = Input w/ Schmitt Trigger, IO = Bidirectional, O = Output, OT = Output w/ Tri-state

2.2.1 The SOUT and SIN Signals

The SOUT and SIN signals provide a UART monitor port that can be used for debug purposes. These are traditional asynchronous signals that can be used as a UART output and input respectively.

2.2.2 JTAG Signals

The TCK, TDI, TDO, TMS and TRST signals comprise a JTAG test port. Contact your Mobilygen Sales Representative for information regarding JTAG.

2.2.3 TMODE Signal

Setting the TMODE signal high puts the MG1264 Codec into factory test mode, and will cause erratic operation. Customers should always pull TMODE low.

Table 2-2 MG1264 CODEC Power and Ground Pin List

Table 2-2 MG1264 CODEC Power and Ground Pin List
2.3 Design Considerations

The following should be taken into consideration when designing with the MG1264 Low Power H.264 and AAC Codec for Mobile Devices.

2.3.1 Ground Plane Considerations

["Pinout Diagram for the MG1264 Codec in the 169-pin TFBGA Package" on page 26](#page-25-0) shows the location and identification of each Ground (GND) pin. All Ground pins should be tied together in a common plane.

2.3.2 XIN Core Clock Considerations

The XIN signal is input to an internal PLL that is used to general the internal Core Clock. The MG1264 Codec Core Clock can run up to 110 MHz maximum by programming the internal PLL accordingly. Generation of the Core Clock is subject to the restrictions described in ["Phase](#page-244-0) [Lock Loop Restrictions" on page 245](#page-244-0).

See ["Clock and Configuration Registers" on page 74](#page-73-0) for more information regarding control of the PLL.

Note: XIN is independent of VID_CLK operation.

2.3.3 VID_CLK Video Clock Considerations

The VID CLK signal drives both the VID DATA and VIDOUT DATA ports. A clock must always be provided to the VID_CLK signal. The MG1264 Codec does not generate VID_CLK in any mode. The MG1264 video ports, and VID CLK signal, can operate up to 40 MHz. This is beyond the typical 27 MHz associated with traditional 656 style video ports. See Chapter 5 for more information related to the operation of the video ports.

Note: VID_CLK is independent of XIN operation, but is subject to the restrictions described in ["Phase Lock Loop Restrictions" on page 245](#page-244-0).

2.3.4 AVDD Power Supply Considerations

The AVDD signal requires a very low current of 1.3 mA maximum. PFILTER is the power supply pin for the Phase Lock Loop (PLL). This pin should **not** be grounded. The power supply filtering circuit shown in [Figure 2-3](#page-36-0) is recommended to minimize jitter on the PLL.

2.4 Package Dimensions

[Figure 2-4](#page-37-0) shows the package dimensions for the 169-pin RoHS compliant, **Pb-free**, 13mm x 13mm, 0.8mm ball-pitch TFBGA package. [Figure 2-5](#page-38-0) shows the package dimensions for the the 156-pin RoHS compliant, **Pb-free**, 9mm x 9mm, 0.5mm ball-pitch VFBGA package.

Figure 2-4 169-pin TFBGA Package Mechanical Dimensions

Figure 2-5 156-pin VFBGA Package Mechanical Dimensions

2.5 Ordering Information

[Table 2-3](#page-38-1) shows the part numbers to be used when ordering the MG1264 Low Power H.264 and AAC Codec for Mobile Devices.

Table 2-3 Ordering Information

Part Number	Description
MG1264-169TFBGA	MG1264-169TFBGA in a 169-pin Thin & Fine-Pitch Ball Grid Array package (TFBGA) that is 13mm x 13mm, with 0.8mm ball-pitch.
MG1264-156VFBGA	MG1264-156VFBGA in a 156-pin Very Fine-Pitch Ball Grid Array package (VFBGA) that is 9mm x 9mm, with 0.5mm ball-pitch

2.6 Solder Profile

[Figure 2-6](#page-39-0) shows the solder profile to be used when mounting the package. This specification applies to both the MG1264-169TFBGA and the MG1264-156VFBGA.

Figure 2-6 Temperature Profile (Body Temp) of Infrared Convection Reflow Soldering

Test Conditions

- Baked for 24 hours at 125° C
- Moisture soaking
	- Ta = $(30 +/- 2)^{\circ}$ C (Ta = Ambient Temperature)
	- RH = $(70 +/- 5)\%$ (RH = Relative Humidity)
	- 96 h
- Reflow Soldering: IRS
- Infra-red Reflow Soldering (IRS):
- Peak Temperature: 255° to 260° C for 10 (+/- 3) seconds
- Pre-heat: 70° (+/- 10°) for 90 (+/- 30) seconds

Reference Specifications: EIAJ ED-4701 A-133B

2.7 Storage Recommendations

- 1. Shelf life in sealed bag: 12 months at $< 40^{\circ}$ C and $< 80\%$ RH.
- 2: In the case of twice reflow process:
	- Mounted within 96 hours for first reflow at factory conditions of below 30º C and below 70% RH, and
	- Reflowed within 96 hours after first reflow at factory conditions of below 30º C and below 70% RH, or
	- Stored at below 30% RH (SMD stocker).
- 3: In the case of one time reflow process:
	- Mounted within 168 hours at factory conditions of below 30° C and below 60% RH (JEDEC Level3), or
	- Stored at below 30% RH (SMD stocker).
- 4: Devices require baking before mounting if the moisture indicator inside the bag shows over 30% RH when the bag is opened or when (1) or (2) or (3) are not met.
- 5: If baking is required, the devices may be baked for 24 hours at 125° (+/- 5°) C.

Note: Stipulations about the handling of moisture-proof bags or moisture sensitive devices give priority to above cautions.

Chapter 3. Specifications

This chapter describes the electrical and mechanical specifications of the MG1264 Codec. It is divided into these subsections:

- • ["Electrical Characteristics" on page 44](#page-43-0)
	- • ["Absolute Maximum Ratings" on page 44](#page-43-1)
	- • ["Operating Conditions" on page 44](#page-43-2)
	- • ["DC Characteristics" on page 45](#page-44-0)
	- • ["Power-Up and Power-Down Sequence" on page 46](#page-45-0)
- • ["AC Timing" on page 48](#page-47-0)
	- • ["Video Interface AC Timing" on page 53](#page-52-0)
	- • ["Audio Interface AC Timing" on page 54](#page-53-0)
	- • ["MG1264 Codec Host Interface Timing" on page 49](#page-48-0)
	- • ["SDRAM Interface AC Timing" on page 55](#page-54-0)

3.1 Electrical Characteristics

This section specifies the electrical characteristics of the MG1264 Codec.

3.1.1 Absolute Maximum Ratings

[Table 3-1](#page-43-4) gives the absolute maximum ratings. Exposure to stresses beyond those listed in this table may result in device unreliability, permanent damage, or both.

3.1.2 Operating Conditions

[Table 3-2](#page-43-3) specifies the operating conditions for the MG1264 Codec.

Table 3-2 Operating Conditions

3.1.3 DC Characteristics

[Table 3-3](#page-44-1) defines the DC characteristics.

Table 3-3 DC Characteristics

1.The MIOVDD = 2.5V columns only apply to the SDRAM interface when using 2.5V SDRAMs.

2.Not 100% tested.

3.1.4 Standby Power

[Table 3-4](#page-45-2) shows the standby power for each of the major elements when the MG1264 Codec is placed into powerdown mode and the PLL is stopped. The MG1264 Codec is placed into powerdown mode using the PLLPowerDown bit in the Clock Configuration Register as described in "Clock Configuration Register on [page 74.](#page-73-1)

Table 3-4 Standby Power

3.1.5 Power-Up and Power-Down Sequence

This section provides the recommended power-up and power-down sequences. In an ideal design, all of the power supplies become stable at the same time to prevent any direct feed-through current. In real designs, though, there is typically a time delay between when the various power supplies stabilize. This section explains the restrictions on the time differences between the power supplies.

Case 1: Power on: 1.2V Core Supply comes on First, 1.2V Core Supply goes off last Refer to [Figure 3-1,](#page-45-1) In this case, the restrictions are as follows:

 T_{LAG} 1, T_{LAG} 2 < 500 ms. T_{ON} , T_{OFF} < 500 ms.

Figure 3-1 Power Supply Sequencing, Case 1

 T_{LAG} 1, T_{LAG} 2 < 500 ms. T_{ON} , T_{OFF} < 500 ms.

Figure 3-2 Power Supply Sequencing, Case 2

Other Cases

Follow the restrictions in Case 1 and Case 2. For example, if the 3.3V I/O supply powers up first, and then powers down first, you should follow Case 2 for power Up and Case 1 for power Down.

3.2 AC Timing

This section provides the AC timing for the MG1264 Codec's various interfaces. This section is divided into the following subsections:

- • ["MG1264 Codec Host Interface Timing" on page 49](#page-48-0)
- • ["Video Interface AC Timing" on page 53](#page-52-0)
- • ["Audio Interface AC Timing" on page 54](#page-53-0)
- • ["SDRAM Interface AC Timing" on page 55](#page-54-0)

3.2.1 MG1264 Codec Host Interface Timing

[Figure 3-3](#page-48-1) shows the timing diagram for the MG1264 Codec Host Interface, [Figure 3-4](#page-49-0) shows the DMA Timing, [Figure 3-5](#page-49-1) shows the Wait timing, and [Figure 3-6](#page-50-0) shows the Interrupt Request timing. [Table 3-5](#page-51-0) lists the timing parameters for each of these diagrams.

H_DMARQ takes three to four Core Clock (core_clk) periods before becoming valid

Figure 3-3 MG1264 Codec Host Interface AC Timing Waveform

t_{CLK} represents internal Core Clock (core_clk) cycles, not XIN cycles H_DMARQ takes three to four Core Clock (core_clk) periods before becoming valid

Figure 3-4 MG1264 Codec H_DMARQ Timing

Short Time Between Accesses <2 Core Clock Periods

t_{CLK} represents internal Core Clock (core_clk) cycles, not XIN cycles

 t_{CLK} represents internal Core Clock (core_clk) cycles, not XIN cycles

Figure 3-6 H_IRQ Timing

1.See ["Phase Lock Loop Restrictions" on page 245](#page-244-0) for information regarding Core Clock generation.

2.H_ADDR[6:1] must be stable before $\overline{H_RD}$ is asserted. Make sure that delays caused by the printed circuit board layout are taken into account when programming the bus timings.

3.2.2 Video Interface AC Timing

[Figure 3-7](#page-52-1) and [Table 3-6](#page-52-2) show the AC timing parameters for the video interface.

Figure 3-7 Video Interface Timing Diagram

3.2.3 Audio Interface AC Timing

This section gives the AC timing parameters for the MG1264 Codec's audio interface. [Figure 3-8](#page-53-1) shows the relationships between the three audio clocks. [Figure 3-9](#page-53-2) shows the timing waveforms. [Table 3-7](#page-54-1) lists the AC timing for Audio Operations.

Figure 3-9 Audio Interface Timing Diagram

			Timing Value (ns.)		
Signal	Parameter	Description	Min	Typ	Max
AUD_BCK	t_{BC}	AUD_BCK Cycle Time $(Fs = 48$ kHz, 64 BCK/Sample)		325	
	t_{BC}	AUD_BCK Cycle Time $(Fs = 48$ kHz, 32 BCK/Sample)		651	
	t_{BC}	AUD_BCK Cycle Time $(Fs = 32$ kHz, 64 BCK/Sample)		488	
	t_{BC}	AUD_BCK Cycle Time $(Fs = 32$ kHz, 32 BCK/Sample)		977	
	$t_{\sf BH}$	AUD_BCK High Time	$.4*$ t _{BC}	$t_{BC/2}$	$.6*$ t _{BC}
	t_{BL}	AUD_BCK Low Time	T_{BC} . T_{BH}		
	t_{BR}	AUD_BCK Slew (Rise Time)			1.5
	t_{BF}	AUD_BCK Slew (Fall Time)			1.6
AUD LRCK AUD ODAT AUD_IDAT	t_{ABS}	Set-up Time to AUD_BCK	8		
	t_{ABH}	Hold Time from AUD_BCK	3		

Table 3-7 Audio Interface AC Timing Values

3.2.4 SDRAM Interface AC Timing

The MG1264 Codec adheres to the JEDEC definition of timing for SDRAMs. Refer to the appropriate specifications when designing the SDRAM Interface.

Chapter 4. MG1264 Codec Host Interface

The System Host CPU controls the MG1264 Codec through the Host Interface. The MG1264 Codec Host Interface also serves as the compressed data interface. This interface allows for directly-addressable access to the MG1264 Codec DRAM, the MG1264 Codec Bitstream write FIFO, and the MG1264 Codec registers.

4.1 MG1264 Codec Host Interface Physical Description

The MG1264 Codec Host Interface is modeled on the commonly used generic asynchronous-style interface. It consists of a 16-bit data path (H_DATA[15:0], six bits of address (H_ADDR[6:1]), and control signals.

4.1.1 Connection Diagram

The MG1264 Codec Host Interface connection diagram is shown in [Figure 4-1.](#page-56-0)

Figure 4-1 MG1264 Codec Host Interface Connection Diagrams

The MG1264 Codec Host Interface has a single chip select and six address lines. All of the device's resources reside in a single address space, and the registers that can be addressed by the six address lines are shown in [Table 4-2](#page-67-0).

4.1.2 MG1264 Codec Host Interface Signals

The signals that comprise the MG1264 Codec Host Interface are shown in [Table 4-1](#page-57-0).

Table 4-1 MG1264 Codec Host Interface Pin Descriptions

Pin Name	Signal Name	Direction	Description
H_DATA[15:0]	Data [15:0]	Bidirectional	16-bit Host Data Bus
H _{_ADDR[6:1]}	Address [6:1]	Inputs	Six bits of Host Address
HCS	Host Chip Select	Input	Active Low Host Chip Select. This chip select is used to access the MG1264 Codec's Internal registers, External memory, bitstream read and write FIFO registers.
H_RD	\overline{RE}	Input	Active Low Read Enable
H WR	WE	Input	Active Low Write Enable
H IRQ	Interrupt	Output	Active Low Host Interrupt Request
H DMARQ	Host DMA Request	Output	Bitstream DMA Request associated with the Bit- stream port
H_WAIT	Wait	Output	Active low wait pin. The MG1264 Codec asserts this pin to extend the bus cycle until it is able to accept data (during a write cycle) or present data (during a read cycle).
			H_WAIT can stay asserted or deasserted inde- pendently of HCS. If the H_WAIT signal is used in multi-chip designs, this must be accounted for by using an external multiplexer or other means to separate the different H_WAIT signals.

4.2 MG1264 Codec Host Interface Logical Description

The MG1264 Codec Host Interface works in two completely different modes:

- System Control
- Compressed Data I/O Interface

These are discussed in the sections that follow.

4.2.1 System Control

The MG1264 Codec is controlled through the MG1264 Codec Host Interface. When the MG1264 Codec is powered up, the System Host CPU must first download the firmware through the MG1264 Codec Host Interface, and then initialize the MG1264 Codec. The System Host CPU controls the operation of the MG1264 Codec by reading and writing specific registers inside the MG1264 Codec.

The MG1264 Codec is able to accept new commands or requests from the System Host CPU at least once every frame period. Control commands such as start/stop/pause are executed within one frame time of being issued.

4.2.2 Compressed Data I/O Through the MG1264 Codec Host Interface

The MG1264 Codec Host Interface also transports compressed data in to (decoding) and out of (encoding) the MG1264 Codec. The System Host CPU can use Direct Memory Access (DMA) to facilitate these transfers.

4.2.3 Interrupts

There is a single interrupt pin defined: \overline{H} IRQ. The MG1264 Codec has four interrupt sources that are logically OR'd together internally to form the $\overline{H_RQ}$:

- CSRInt: Configuration Status Register Interrupt
- EMInt: External Memory Interrupt
- BMInt: Bitstream Memory Interrupt
- MBint: Mailbox Interrupt

For information on the Interrupt Registers, refer to ["Peripheral Interrupt Registers" on page 73](#page-72-0).

4.2.4 DMA Channels

The MG1264 Codec has two generic External Memory DMA engines. One is for System Host CPU access to the MG1264 Codec's DRAM including the mailbox. You can find information on this DMA interface in the section ["External Memory Access Registers" on page 79.](#page-78-0)

The other is for Bitstream transfers. The Bitstream DMA is used for reading a bitstream from, and writing a bitstream to the Bitstream Write FIFO. You can also find information on this DMA interface in the section ["Bitstream Write FIFO Access Registers" on page 85.](#page-84-0)

4.2.5 Latency Considerations

Because internal operations such as DRAM and register access can incur a lot of latency, the MG1264 Codec's Host Interface uses an indirect access method to access the internal MG1264 Codec's processor resources. In this mode of operation, read and write accesses are deterministic and no Host Ready (or Wait) signaling is needed.

4.3 Read/Write Timing

This section provides generic timing information for the MG1264 Codec Host Interface. For specific timing information, refer to ["Specifications" on page 43](#page-42-0). For information on the programming sequence needed to read or write a register, refer to ["Register Definitions" on](#page-70-0) [page 71](#page-70-0).

The Read/Write control signals are programmable, and can be set to work in either Read Enable and Write Enable mode (default) or Read/Write (RD/WR) and Enable (ENABLE) mode. The MG1264 Codec defaults to the separate Read Enable and Write Enable signalling as shown in [Figure 4-3](#page-61-0) and [Figure 4-4.](#page-62-0)

To put the host interface into Read/Write and Enable mode [\(Figure 4-5](#page-63-0) and [Figure 4-6\)](#page-64-0), the very first transaction on the read bus must be a Write transaction using the separate Enable and RD/ \overline{WR} signaling to register address 0x18. This register is not defined as a valid register and a write to it has no logical effect other than to put the chip into separate \overline{ENABLE} and RD/\overline{WR} mode. A data value of 0x0000 should be used.

4.3.1 Read Timing Sequence in Read Enable Mode

[Figure 4-3](#page-61-0) shows the timing for a System Host CPU read from the MG1264 Codec in Read Enable mode.

Figure 4-3 Read Access Timing in Read Enable Mode

- 1. The System Host CPU must assure that the address bus (H_ADDR[6:1]) is stable before asserting Host Chip Select (HCS).
- 2: The System Host CPU asserts the Host Chip Select signal to inform the MG1264 Codec that a read is in process. When Host Chip Select (\overline{HCS}) is used, it accesses the MG1264 Codec's Internal registers and External memory.
- 3: The System Host CPU asserts the Host Read Enable $(\overline{H \ RD})$ signal to inform the MG1264 Codec that the operation will be a read.
- 4: The data becomes available on H_DATA[15:0].
- 5: Once the data has been taken, the System Host CPU de-asserts the Host Read Enable (H_RD) signal to indicate to the MG1264 Codec that the transaction is complete.
- 6: The MG1264 Codec removes the output data from the data bus (H_DATA[15:0]).
- 7: The System Host CPU then de-asserts the address bus (H_ADDR[6:1]) and the Host Chip Select to complete the transaction.

4.3.2 Write Data Timing in Write Enable Mode

[Figure 4-4](#page-62-0) shows the timing for a System Host CPU write to the MG1264 Codec in Write Enable mode.

Figure 4-4 Write Access Timing in Write Enable Mode

- 1. The System Host CPU must assure that the address bus (H_ADDR[6:1]) and data to be written (on H_DATA[15:0]) are stable before asserting the Host Chip Select (\overline{HCS}).
- 2: The System Host CPU asserts the Host Chip Select signal to inform the MG1264 Codec that a write is in process. When the Host Chip Select (\overline{HCS}) is used, it accesses the MG1264 Codec's Internal registers and External memory.
- 3: The System Host CPU asserts the Host Write Enable $(\overline{H \ W R})$ signal to inform the MG1264 Codec that the operation will be a write.
- 4: The System Host CPU de-asserts the Host Write Enable $(\overline{H|^2\text{WR}})$ signal to indicate to the MG1264 Codec that the write is complete.
- 5: The System Host CPU de-asserts the Address bus (H_ADDR[6:1]), Write Data bus (H_DATA[15:0]), and the Host Chip Select to indicate to the MG1264 Codec that the transaction is complete.

4.3.3 Read Timing Sequence in Read/Write and Enable Mode

[Figure 4-3](#page-61-0) shows the timing for a System Host CPU read from the MG1264 Codec in Read/ Write mode.

Figure 4-5 Read Access Timing in Read/Write and Enable Mode

- 1. The System Host CPU must assure that the address bus (H_ADDR[6:1]) is stable before asserting Host Chip Select (HCS).
- 2: The System Host CPU asserts the Host Chip Select signal to inform the MG1264 Codec that a read is in process. When Host Chip Select (\overline{HCS}) is used, it accesses the MG1264 Codec's Internal registers and External memory.
- 3: The System Host CPU sets the Read/Write signal (RD/\overline{WR}) high to inform the MG1264 Codec that the operation will be a read.
- 4: The System Host CPU asserts the **ENABLE** signal to start the read cycle.
- 5: The data becomes available on H_DATA[15:0].
- 6: Once the data has been taken, the System Host CPU de-asserts the ENABLE signal to indicate to the MG1264 Codec that the transaction is complete.
- 7: The System Host CPU then de-asserts the address bus (H_ADDR[6:1]) and the Host Chip Select to complete the transaction.
- 8: The MG1264 Codec removes the output data from the data bus (H_DATA[15:0]).

4.3.4 Write Data Timing in Read/Write and Enable Mode

[Figure 4-4](#page-62-0) shows the timing for a System Host CPU write to the MG1264 Codec in Read/Write and Enable mode.

Figure 4-6 Write Access Timing in Read/Write and Enable Mode

- 1. The System Host CPU must assure that the address bus (H_ADDR[6:1]) and data to be written (on H_DATA[15:0]) is stable before asserting the Host Chip Select (\overline{HCS}).
- 2: The System Host CPU asserts the Host Chip Select signal to inform the MG1264 Codec that a write is in process. When the Host Chip Select (\overline{HCS}) is used, it accesses the MG1264 Codec's Internal registers and External memory.
- 3: The System Host CPU sets the Read/Write signal (RD/WR) low to inform the MG1264 Codec that the operation will be a write.
- 4: The System Host CPU asserts the **ENABLE** signal to start the write cycle.
- 5: The System Host CPU de-asserts the RD/\overline{WR} signal and \overline{ENABLE} signals to indicate to the MG1264 Codec that the write is complete.
- 6: The System Host CPU de-asserts the Address bus (H_ADDR[6:1]), Write Data bus (H_DATA[15:0]), and the Host Chip Select to indicate to the MG1264 Codec that the transaction is complete.

4.4 DMA Transfers

The MG1264 Codec can be configured to do DMA transfers. When the MG1264 Codec is in DMA mode, the transfers on the external bus are a sequence of individual read and write transactions to a FIFO port mapped to a host interface register. See ["Accessing External](#page-76-0) [Memory Port 1 and Port 2" on page 77](#page-76-0) for information on how to set up a DMA transfer.

When in DMA mode, the individual read or write transactions making up the DMA transactions must be paced. The MG1264 Codec signals the external host that it is ready to accept a read or write transaction. The pacing is accomplished using one of three mechanisms:

- The external \overline{H} DMARQ pin
- A register bit (EMFifoRdReq/ EMFifoWrReq)
- The external H_WAIT pin

4.4.1 Pacing using the H_DMARQ Pin

The MG1264 Codec asserts the $\overline{H_DMARQ}$ pin when a programmable threshold (EMDThresh, see [page 83\)](#page-82-0) is reached in the DMA transfer FIFO. For a read DMA, the MG1264 Codec asserts the \overline{H} DMARQ pin when EMDThresh number of 16-bit words is available to be transferred to the System Host CPU. The MG1264 Codec deasserts the \overline{H} DMARQ pin once the number of 16-bit words available to be read falls below EMDThresh.

For a write DMA, the $\overline{H_DMARQ}$ pin is asserted when the MG1264 Codec is able to accept EMDThresh number of 16-bit words to be written. The $\overline{H_DMARQ}$ pin is de-asserted once the number of 16-bit words available to be written falls below EMDThresh.

4.4.2 Pacing using the EMFifoRdReq/EMFifoWrReq Bits

The EMFifoRdReq or EMFifoWrReq Bits in the EMFifoStatus Register (see [page 84](#page-83-0)) are reflections of the H_DMARQ pin and are set accordingly if in read or write DMA mode.

4.4.3 Pacing using the H_WAIT Pin

Pacing using the \overline{H} WAIT pin is slightly different than in \overline{H} DMARQ mode. In this case, the external host does not use the \overline{H} DMARQ or the EMFifoRdReq/EMFifoWrReq mechanisms. In the case of a read DMA transaction, the System Host CPU initiates read transactions without monitoring the \overline{H} DMARQ pin or the EMFifoRdReq bits. If the MG1264 Codec does not currently have data available for reading, it asserts the $\overline{H_{w}}$ wall formulate that individual read transaction until data is available. The transaction is not completed until \overline{H} WAIT is deasserted.

In a write DMA transaction, the external host initiates write transactions without monitoring the \overline{H} DMARO pin or the EMFifoRdReq bits. If the MG1264 Codec is not currently able to accept write data, it asserts the $\overline{H$ WAIT signal during that individual write transaction until it is able to accept data. The transaction is not completed until \overline{H} WAIT is de-asserted.

4.5 MG1264 Codec Register Indirect Access

The System Host CPU processor can only indirectly access the MG1264 Codec's internal Configuration and Status (CSR) registers and Mailbox registers (see [Figure 4-2](#page-58-0)). This is done through a set of registers mapped to the Host Chip Select (\overline{HCS}) over the MG1264 Codec Host Interface. These registers are not accessed during normal operation, and indirect addressing is typically only used by the bootloader.

4.5.1 Reading a Register

The procedure to read an MG1264 Codec register is:

- 1. Before accessing a register, set up the PeriIntEn register to enable the Configuration or Status Register (CSR) interrupt, if that is the preferred method for getting the "Access Done" message. This only needs to be done once for all CSR accesses.
- 2: Write the Address to the CSRAddr register.
- 3: Write the Command bits (CSRAccess $= 0$) to the CSRCmd register.
- 4: Poll the CSRDone bit in the CSRStat register, or wait for the interrupt.
- 5: Read the return data from the CSRRdDataH and CSRRdDataL registers.
- 6: Read the CSRStat register and check that it has the expected value.
- 7: Clear the CSRInt bit in the PeriIntPend register, if using interrupts or clear the CSRDone bit in the CSRStatus register, if polling.

4.5.2 Writing a Register

The procedure to write a MG1264 Codec register is:

- 1. Before accessing a register, set up the $PeriIntEn$ register to enable the Configuration or Status Register (CSR) interrupt, if that is the preferred method for getting the "Access Done" message. This only needs to be done once for all CSR accesses.
- 2: Write the data to be written to the CSRWrDataH and CSRWrDataL registers.
- 3: Write the Address the CSRAddr register.
- 4: Write the Command bits (CSRAccess = 0) to the CSRCmd register.
- 5: Poll the CSRDone bit in the CSRStat register, or wait for the interrupt.
- 6: Read the CSRStat register and check that it has the expected value.

Usage Note: In some cases, it may be necessary to read CSRRdData to check a value returned by the internal processor if the operation is more complex than a simple register read or write.

7: Clear the CSRInt bit in the PeriIntPend register, if using interrupts or clear the CSRDone bit in the CSRStatus register, if polling.

4.6 Programming the MG1264 Codec Host Interface

4.6.1 Register Maps

This section provides information on the registers used to program the MG1264 Low Power H.264 and AAC Codec for Mobile Devices. These registers are addressed when the Host Chip Select (\overline{HCS}) signal is asserted.

[Table 4-2](#page-67-0) shows the MG1264 Codec Internal Configuration and Status Registers. These registers are discussed in detail in ["Configuration, Data, and Status Registers" on page 71](#page-70-3).

Register Offset Access Description Page CSRCmd | 0x0020 | R/W Configuration/Status Register Command | [71](#page-70-1) CSRAddr 0x0022 R/W Configuration/Status Register Address 71 CSRWrDataH | 0x0024 | R/W | Configuration/Status Register Write Data High | 71 CSRWrDataL | 0x0026 | R/W | Configuration/Status Register Write Data Low | [71](#page-70-2) CSRRdDataH | 0x0028 | Read | Configuration/Status Register Read Data High | [72](#page-71-0) CSRRdDataL | 0x002A | Read | Configuration/Status Register Read Data Low | [72](#page-71-1) CSRStat \vert 0x002C | R/W | Configuration/Status Register Status | [72](#page-71-2) PeriIntPend \vert 0x002E R/W Peripherals Interrupt Pending 73 PeriIntEnSet | 0x0030 | R/W | Peripherals Interrupt Enable - Set | 73 PeriIntEnClr $|0x0032|$ R/W Peripherals Interrupt Enable - Clear 73 ClkConfig \vert 0x0034 R/W Clock Configuration Register [74](#page-73-2) PLL Dividers $\vert 0x0036 \vert$ R/W PLL Dividers Register [75](#page-74-0) ChipID | 0x0038 R Chip ID Register [76](#page-75-0)

Table 4-2 MG1264 Codec Internal Configuration and Status Registers

[Table 4-3](#page-68-0) shows the MG1264 Codec External Memory Interface Port 1 Registers. These registers are discussed in detail in ["Accessing External Memory Port 1 and Port 2" on page 77](#page-76-0) and ["Reading the MG1264 Codec's External Memory" on page 77](#page-76-1).

[Table 4-4](#page-69-0) shows the MG1264 Codec External Memory Interface Port 2 Registers. These registers are also discussed in detail in ["Accessing External Memory Port 1 and Port 2" on](#page-76-0) [page 77](#page-76-0) and ["Reading the MG1264 Codec's External Memory" on page 77](#page-76-1).

Register	Offset	Access	Description	Page
EM2Cmd	0x0040	R/W	Bitstream Memory DMA Command	79
EM2XferSize	0x0042	R/W	Bitstream Memory DMA Transfer Size	79
EM2SrcAddrH	0x0044	R/W	Bitstream Memory DMA Source Address High or Starting Vertical/Y Source Address	80
EM2SrcAddrL	0x0046	R/W	Bitstream Memory DMA Source Address Low or Starting Horizontal/X Source Address	80
EM2DestAddrH	0x0048	R/W	Bitstream Memory DMA Destination Address High or Starting Vertical/Y Destination Address	80
EM2DestAddrL	0x004A	R/W	Bitstream Memory DMA Destination Address Low or Starting Vertical/Y Source Address	80
EM2Status	0x004C	Read	Bitstream Memory DMA Status	82
EM2RemCount	0x004E	Read	Bitstream Memory DMA Transfer Remainder Count	82
EM2Config	0x0050	R/W	Bitstream Memory DMA Configuration	83
EM2FifoRdPort	0x0052	Read	Bitstream Memory DMA FIFO Read Port (from memory)	84
EM2FifoWrPort	0x0054	R/W	Bitstream Memory DMA FIFO Write Port (to memory)	84
EM2FifoStatus	0x0056	Read	Bitstream Memory DMA FIFO Status	84

Table 4-4 MG1264 Codec External Memory Interface Port 2 Registers

[Table 4-5](#page-69-1) shows the MG1264 Codec Bitstream Interface Registers. These registers are discussed in detail in ["Bitstream Write FIFO Access Registers" on page 85.](#page-84-0)

Table 4-5 MG1264 Codec Bitstream Interface Registers

Register	Offset	Access	Description	Page
BFifoWrPort	0x0060	R/W	Bitstream FIFO Write Port (to Media Engine)	85
BFifoStatus	0x0062	Read	Bitstream FIFO Status Register	85
BFifoConfig	0x0064	R/W	Bitstream FIFO Command Register	85

CSRCmd Offset: 0x0020

4.7 Register Definitions

4.7.1 Configuration, Data, and Status Registers

Command/Status Register Write Data Low CSRWrDataL Offset: 0x0026

MG1264 Low Power H.264 and AAC Codec for Mobile Devices User Manual

4.7.2 Peripheral Interrupt Registers

Peripheral Interrupt Pending Register **PerintPend** Offset: 0x002E

Peripheral Interrupt Enable Set Register PeriIntEnSet **Offset: 0x0030**

The Peripheral Interrupt Enable function is implemented with separate "Set" and "Clear" register addresses, allowing each interrupt enable bit to be set or cleared independently of the other bits, so that no read-modify-write cycles are required.

Peripheral Interrupt Enable Clear Register PeriIntEnClr **Offset: 0x0032**

4.7.3 Clock and Configuration Registers

Phase Lock Loop Dividers PLLDividers Offset: 0x0036

The Core Clock frequency (core_clk) is generated using an internal Phase Lock Loop (PLL) from the clock input on the XIN pin. The Core Clock frequency is calculated using the following equation:

$$
core_clk = XIN \times \frac{M}{X}
$$

where M is set using the PLLFeedBackDivider field and X is set using the PLLOutputDivider field of the PLLDivider register (see below).

The maximum frequency for the MG1264 Codec Core Clock is 110 MHz. at worse case conditions. However, the MG1264 Codec has a restriction on the relationship between the clock input on the VID CLK pin (video Input Clock) and the Core Clock. The relationship can best be described as follows: The maximum Core Clock frequency of the MG1264 Codec is one PLL resolution below four times the clock on the VID_CLK pin. (See ["Phase Lock Loop](#page-244-0) [Restrictions" on page 245.](#page-244-0))

For instance, if VID_CLK = 27 MHz, the Core Clock must be less than 4 x 27 MHz (108 MHz.), and 104.625 MHz. is the highest Core Clock frequency below the 4 x 27 MHz (108 MHz.) limit. The equation for generating a 104.625 MHz Core Clock is:

$$
104.625 MHz = 27 MHz \times \frac{31}{8}
$$

Where the M/X ratio of 31/8 meets the requirement of being one PLL resolution below four times the clock on the VID_CLK pin.

When programming the PLL dividers, the ClkEn bit in the Clock Configuration register must be set to 0 before setting the dividers or PLLBypass. Once programmed, the PLL must be given time (0.5 ms.) to lock before setting ClkEn = 1. When programming PLLBypass, the PLL does not need time to lock and ClkEn can be set to 1 immediately.

MG1264 Low Power H.264 and AAC Codec for Mobile Devices User Manual

4.7.4 Accessing External Memory Port 1 and Port 2

The System Host CPU accesses the MG1264 Codec's external DRAM through a set of registers mapped to the Host Chip Select (\overline{HCS}) pin over the MG1264 Codec Host Interface. The base address of this device, and the offset for each of these registers is listed in [Table 4-2](#page-67-0). These registers are explained in detail in the sections that follow.

Two generic External Memory DMA engines have been implemented in the MG1264 Codec. The first one (EM1) is intended for generic System Host CPU access to the DRAM, including the mailbox. It is selected by asserting the \overline{HCS} pin and register addresses 0x0000 to 0x0016. The other (EM2) is intended for compressed bitstream transfers and is selected by asserting HCS and register addresses 0x0040 to 0x0056. These interfaces are identical designs.

Usage Note: While these two interfaces are identical in design, the MG1264 Codec only brings the DMA request signal from the device when H_ADDR[6] is high (Bitstream write) out to a pin. \overline{H} DMARQ is a logical OR of the DMA requests for External Memory Port 1 and 2. When the EMCmd register is written with an active value, the \overline{H} DMARQ signal represents the request generated from the External memory access logic. Otherwise, it represents the request signal generated from the Bitstream FIFO logic.

During initialization, the System Host CPU can use the \overline{HCS} pin and H $ADDR = 1$ to do a block-level DMA of a DRAM image into the MG1264 Codec's DRAM. However, during normal operating mode, it is envisioned that the modes when H ADDR[6] is high will only be used for Bitstream transfers to the MG1264 Codec. The HCS0 device is used mainly for mailbox messaging those transactions can happen on a polled IO basis.

4.7.5 Reading the MG1264 Codec's External Memory

The procedure to read a block of the MG1264 Codec's memory is:

- 1. Verify that the EMBusy bit in the EMStatus register is set to 0; otherwise, wait until it is.
- 2: If necessary, update the MG1264 Codec's DMA engine configuration in the EMConfig register.
- 3: Store the address to be accessed in the EMSrcAddrH and EMSrcAddrL registers.
- 4: Write the transfer length to the EMXferSize register.
- 5: Write the "read" command to the EMCmd register (set the EMCmd field to 0b01).
- 6: Set up the System Host CPU to DMA the data from the EMFifoRdPort to a buffer in the System Host CPU's memory or

Loop through enough loads from EMFifoRdPort to read the specified number of words. You must check the EMFifoStatus in this case. Refer to ["Checking the FIFO Status"](#page-77-0) [on page 78](#page-77-0) for additional information.

7: Optionally, check the EMBusy bit in the EMStatus register or use EMInt to determine when the DMA engine is finished (for a "read" operation, the DMA engine for the System Host CPU can generate an interrupt when the DMA is complete).

Writing the MG1264 Codec's External Memory

The procedure to write to a block of the MG1264 Codec's memory is:

- 1. Verify that the EMBusy bit in the EMStatus register is set to 0; otherwise, wait until it is.
- 2: If necessary, update the MG1264 Codec's DMA engine configuration in the EMConfig register.
- 3: Setup the address in the EMDestAddrH and EMDestAddrL registers.
- 4: Write the transfer length to the EMXferSize register.
- 5: Write the "write" command to the EMCmd register (set the EMCmd field to 0b10).
- 6: Set up the System Host CPU to DMA the data from a buffer in the System Host CPU's memory to the EMFifoWrPort or

Loop through enough stores to EMFifoWrPort to write the specified number of words. You must check the EMFifoStatus in this case. Refer to ["Checking the FIFO Status"](#page-77-0) [on page 78](#page-77-0) for additional information.

7: Optionally, check the EMBusy bit in the EMStatus register or use EMInt to determine when the DMA engine is finished (for a "write" operation, the DMA engine for the System Host CPU can generate an interrupt when the DMA is complete from the System Host CPU's point of view, but the MG1264 Codec may still be working on it).

4.7.6 Checking the FIFO Status

The interface logic asserts a DMA request to the System Host CPU (by asserting \overline{H} DMARQ) when it has available at least EMDThresh words of data in its Read FIFO or when it can accept at least EMDThresh words of data into its Write FIFO, depending upon the direction of the transfer programmed in the EMCmd register. If the System Host CPU DMA engine is not used, individual words can be read (loaded) from or written (stored) to this port, but software must check the status of the FIFO after every EMDThresh word.

4.7.7 External Memory Access Registers

These registers are used to access the external memory.

External Memory DMA Source Address High Register EM1SrcAddrH Offset: 0x0004 Bitstream Memory DMA Source Address High Register EM2SrcAddrH Offset: 0x0044

This pair of registers changes function depending on the type of operation where it is being used. During DMA Operations, these registers are interpreted as follows:

External Memory DMA Source Address Low Register EM1SrcAddrL Offset: 0x0006 Bitstream Memory DMA Source Address Low Register EM2SrcAddrL Offset: 0x0046

During Frame Buffer Access (EMMode = 00 or 01), these registers are interpreted as follows:

External Memory DMA Destination Addr. High Register EM1DestAddrH Offset: 0x0008 Bitstream Memory DMA Destination Addr. High Register EM2DestAddrH Offset: 0x0048

This pair of registers changes function depending on the type of operation where it is being used. During DMA Operations, these registers are interpreted as:

External Memory DMA Destination Addr. Low Register EM1DestAddrL Offset: 0x000A Bitstream Memory DMA Destination Addr. Low Register EM2DestAddrL Offset: 0x004A

During Frame Buffer Access (EMMode=00 or 01), this register is interpreted as:

 \mathcal{L}

EM1Config
 EM2Config Cffset: 0x0050 Bitstream Memory Configuration Register EM2Config Offset: 0x0050

If the System Host CPU's DMA engine is being used, then flow control is done by the DMA

request line; in this case, it is not necessary for software to check this bit.

4.7.8 Bitstream Write FIFO Access Registers

The System Host CPU sends a bitstream to the MG1264 Codec's external DRAM through a set of registers. These registers are explained in detail in the sections that follow.

The interface logic asserts the DMA request to the System Host CPU by driving $\overline{H_DMARQ}$ high) when it can accept at least BThresh words of data into its FIFO. If the System Host CPU's DMA engine is not used, individual words can be written (stored) to this port, but software must check the status of the FIFO after every BThresh word.

Chapter 5. Video Interface

The MG1264 Low Power H.264 and AAC Codec for Mobile Devices is able to both send and receive digitized raw video. This video can be either interlaced or "progressive". Common resolutions are shown in [Table 5-1.](#page-86-0)

Horizontal	Vertical	Frame Rate	Description
800	600	25 fps	SVGA (square pixel)
768	576	25 fps	square pixel PAL
720	576	25 fps	rectangular pixel PAL
720	480	30 fps	rectangular pixel NTSC
640	480	30 fps	VGA (square pixel NTSC)
320	240	30 fps	QVGA

Table 5-1 Input Video Resolutions

The MG1264 Low Power H.264 and AAC Codec for Mobile Devices video interface supports both 656 video and 601 video. For 656 video, the MG1264 Codec reads the AV codes from the data stream to derive the timing, and for 601 video, the MG1264 Codec receives the sync data on the input pins.

5.1 Video Interface Usage

The pages that follow show the MG1264 Codec in various video applications.

5.1.1 Interlaced ITU-R BT.656 Video Interfaces

The MG1264 Codec has video input and output interfaces for interlaced video that are ITU-R BT.656-compliant. In NTSC interlaced mode, the video interface requires that each frame of video contain exactly 858 Horizontal samples and 525 Lines, as shown in [Figure 5-1.](#page-87-0) The Horizontal blanking and Vertical blanking can be adjusted to adapt to a target resolution of active video, but the total number of samples in each frame must be maintained.

In PAL interlaced mode, the video interface requires that each frame of video contain exactly 864 Horizontal samples and 625 Lines, as shown in [Figure 5-2.](#page-88-0) The Horizontal blanking and Vertical blanking can be adjusted to adapt to a target resolution of active video, but the total number of samples in each frame must be maintained.

[Figure 5-1](#page-87-0) and [Figure 5-2](#page-88-0) show the timing and blanking for conventional 656-compliant video. For both NTSC and PAL video, the Horizontal Blanking has a minimum value of 64 samples and the Vertical Blanking has a minimum value of four lines when using adjustable timing.

In interlaced applications, the video frame is created by taking a line from each of the top and bottom video fields in sequence as shown in [Figure 5-1](#page-87-0) for NTSC video and [Figure 5-2](#page-88-0) for PAL video.

Figure 5-1 ITU-R BT.656 NTSC Interlaced Video Standard

For example:

- 1. Line 1 from the Top Field
- 2: Line 1 from the Bottom Field
- 3: Line 2 from the Top Field
- 4: Line 2 from the Bottom Field
- 5: Line 3 from the Top Field
- 6: Line 3 from the Bottom Field
	- **. . .**
- 479: Line 240 from the Top Field
- 480: Line 240 from the Bottom Field

A similar sequence is followed for PAL interlaced video, except that a greater number of lines have to be interlaced.

Figure 5-2 ITU-R BT.656 PAL Interlaced Video Standard

- 1. Line 1 from the Top Field
- 2: Line 1 from the Bottom Field
- 3: Line 2 from the Top Field
- 4: Line 2 from the Bottom Field
- 5: Line 3 from the Top Field
- 6: Line 3 from the Bottom Field
- 573: Line 287 from the Top Field
- 574: Line 287 from the Bottom Field
- 575: Line 288 from the Top Field
- 576: Line 288 from the Bottom Field

5.1.2 Progressive Video Interface in Free-run Mode

There is no digital transmission standard for progressive video. Because of this, the timings are adjustable as shown in [Figure 5-3.](#page-89-0) This is called Free-run Mode.

Figure 5-3 Progressive Video with Adjustable Timing

The actual parameters are set in the Firmware Configuration file. Contact the Mobilygen Field Application group for details and support in determining the appropriate values for your

5.2 Video Interface Signals

This section describes the signals used to interface the MG1264 Codec into a system. [Table 5-2](#page-90-0) shows the signals and [Figure 5-4](#page-90-1) shows the connections.

Table 5-2 Video Interface Signals

SIGNAL	Dir	# Bits	Description
VID CLK			Video Clock: This is primarily used when the MG1264 Codec is slaved to the Video Clock. Optionally, the MG1264 Codec can mas- ter the Video Clock.
VID DATA [7:0]	IO	8	Video Data: This bidirectional bus is an input by default. It must be configured in software to be used as an output. Contact Mobilygen Technical Support for information.
VIDOUT DATA [7:0]	O	8	Video Output Data: Data is output on this bus when the MG1264 Codec is sourcing the video data (decoding). During full duplex operation, the bidirectional Video Data port is the input, and the Video Output Data is the output.

Figure 5-4 Video Interface Connections

5.3 Video Interface Timing

The video interface is 656 in nature, and the signal pins consist of a video clock (VID_CLK) and video data (VID_DATA_[7:0]) as shown in [Figure 5-5](#page-90-2). The data is either the timing code (EAV/SAV) or the actual video data. The timing for the interface is specified in the 656 Interface Specification.

Figure 5-5 Video Interface Timing

5.4 Working With CMOS Sensors

The MG1264 Codec's VID_DATA port is a bidirectional ITU-R.BT656 style interface. It is designed to be flexible and interface to any device that implements the 656 standard. The VID_DATA port can support clock speeds other than 27 MHz up to 40 MHz.

Some CMOS sensors output ITU-R.BT656 or 601 signals directly (known as YUV sensors vs. RGB Bayer sensors). For the MG1264 Codec's VID_DATA port to operate correctly, the video source must provide active Horizontal and Vertical blanking signals, even for non-active video data. Some CMOS sensors are known to suppress blanking signals in non-active video regions.

[Table 5-5](#page-90-2) shows a list of CMOS sensors that are known to work with MG1264:

Table 5-3 Compatible CMOS Sensors

Company	Part Number	URL
Micron	MT9V111	http://download.micron.com/pdf/flyers/mt9v111 (mi-soc-0360) mobile flyer.pdf
ST	VS6524	http://www.st.com/stonline/books/ascii/docs/11157.htm
OnmiVision	OV7710	http://www.ovt.com/data/parts/pdf/web_Brief7710%20security%20V2.8.pdf
OnmiVision	OV7720	http://www.ovt.com/products/app2_table.asp?id=9

Because there is a great deal of variance between different sensors with respect to video clock gating, compliance, etc., we strongly recommend that you contact Mobilygen Technical Support before starting a design that includes a CMOS sensor.

5.5 Video Pre-Processing Filters

The MG1264 Codec has four specific video pre-processing filters that can be enabled of disabled to improve the encoded picture quality of source video.

5.5.1 Vertical Impulse Noise Reduction

The Vertical impulse Noise Reduction filter is a three-line adaptive median filter that reduces the presence of horizontal line streaks and line drops. This filter should be used only under extremely noisy conditions because it can generate non-linear artifacts.

5.5.2 Horizontal Impulse Noise Reduction

The Horizontal Impulse Noise Reduction is a three-tap adaptive median filter that reduces the presence of salt-and-pepper (Gaussian) noise and random single stuck-on pixels.

5.5.3 Horizontal Edge-Preserving Noise Reduction Filter

The Horizontal Edge-Preserving Noise Reduction filter reduces high frequency noise while preserving edges and high contrast picture details. The amount of high frequency filtered is determined by a programmable 7-tap FIR symmetrical filter. The types of edges preserved are determined by a set of edge transition thresholds.

5.5.4 Motion Adaptive Temporal Recursive Filter

The Motion Adaptive Temporal Recursive Filter reduces picture noise according to the amount of motion detected in a neighborhood of pixels around every pixel in the picture. When pixels belong to still areas of the picture, they are strongly filtered recursively across many frames, i.e., with a long temporal constant. Conversely, pixels belonging to areas of the picture with motion are lightly filtered with a short temporal constant.

Chapter 6. SDRAM Interface

The MG1264 Low Power H.264 and AAC Codec for Mobile Devices requires one 8 Meg x 16 SDRAM, and supports both regular SDRAMs with a 3.3V interface or Mobile SDRAMs with a 2.5V interface. We believe that most customers will use Mobile SDRAM because they are packaged in a fine-pitched VFBGA package suitable for mobile designs. Another reason is that an equivalent 3.3V Mobile SDRAM draws less power than an equivalent 3.3V normal SDRAM.

The option of 2.5V volt support is very important to some customers. It offers tremendous system power savings. In the Field Encode mode, the saving are >100 mW, including the MG1264 Codec DRAM IO and the DRAM part itself.

6.1 The SDRAM Interface

The MG1264 Codec connects to the SDRAM as shown in [Figure 6-1](#page-95-0). [Table 6-1](#page-94-0) lists the connections and describes their functions.

SIGNAL	Dir	# Bits	Description
SD CLK	Ω	1	SDRAM Clock. This signal provides the clock to the SDRAM.
SD_DQ_[15:0]	IO	16	SDRAM Data. These signals are the 16-bit data port between the SDRAM and the MG1264 Codec.
SD_A_[12:0]	Ω	13	SDRAM Address. This bus provides the multiplexed row and column ad- dress information to the SDRAM.
SD_BA_[1:0]	O	\mathcal{P}	SDRAM Bank Address. These lines select the bank that is being ad- dressed within the DRAM.
SD_DQM_[1:0]	O	2	SDRAM Data Mask. These bits provide a byte-mask signal for data be- ing written to the DDR SDRAM. Two MDQM bits are provided to mask the lower and upper bytes of 16-bit wide SDRAMs. In a typical system SD_DQM[0] is connected to LDQM and SD_DQM[1] is connected to UDQM on 16-bit wide SDRAMs.

Table 6-1 DRAM Interface Signal List

Figure 6-1 MG1264 Codec SDRAM Interface

6.2 Mobile SDRAM Features

Features that are implemented in the Mobile SDRAM that are not in the normal SDRAM include:

- Support for 3.3 and 2.5 Volt Operation (Core and I/O)
- Temperature Compensated Self-Refresh
- Partial Array Self Refresh
- Deep Power Down
- Drive Strength Control

6.2.1 Voltage Operation (3.3V and 2.5V)

The main benefit that the MG1264 Codec will get from the Mobile SDRAM is low-voltage operation. While Normal SDRAMs are limited to 3.3V, Mobile SDRAMs allow for the option of supporting 2.5V as well. The MG1264 Codec supports both the 3.3V and 2.5V options.

6.2.2 Temperature Compensated Self-Refresh

Mobile SDRAMs have a mechanism for saving self-refresh power based upon the operating temperature. The Controller enables this mechanism by programming the External Mode Register (EMR) bits A4 and A3. The Controller must have an external temperature sensor to know the value to program into the EMR.

6.2.3 Deep Power Down

The MG1264 Codec does not use a DPD mode. Instead, the MG1264 Codec uses an external Voltage Regulator to switch the power completely off to the SDRAM.

6.2.4 Drive Strength Control

Mobile SDRAMs are typically designed assuming a 30 pF load with a risetime and/or falltime target of 1 nS. However, two bits exist within the Extended Mode Register of the DRAM that allow for control of the Drive Strength (DS) to tailor it to lower loading scenarios.

Chapter 7. Audio Interface

7.1 Audio Interface Overview

The audio interface on the MG1264 Codec is responsible for receiving a PCM audio stream from an audio Analog-to Digital convertor in either left-justified mode or as an I^2S audio Slave device. It then writes the audio samples to the external memory via the memory subsystem. This module can support one or two channels (left and right) per sample.

The MG1264 Codec accepts input audio for AAC compression and generates output audio from decompressed AAC bitstreams. It accepts audio sample rates (fs or AUD_LRCK) of 48, 44.1, 32, 24, and 22.05 kHz.

The MG1264 Codec encodes two-channel AAC audio encoding with 16-bit samples at both the 32 kHz and 48 kHz sample rates. The target audio bitrate is 10% of the associated video bitrate, with an appropriate sample rate.

User Control of the AAC Encoder Features

The audio encoder features are selectable. Each feature has settings and/or ranges that affect the overall compression efficiency accordingly. [Table 7-1](#page-98-0) shows the key features and their associated target settings.

Feature	Options
Channels	Mono (1) or Stereo (2)
Sample rate	22.05, 24, 32, 44.1, or 48 kHz
Bitrate	8 kbps - 384 kbps

Table 7-1 AAC Encoder Features

7.2 Audio Interface Signals

The audio interface is a modification of the inter-IC sound (I^2S) bus; a serial link especially for digital audio. To minimize the number of pins required and to keep wiring simple, a four-line serial bus is used. The signals consist of an input for two time-multiplexed data channels, an output for two time-multiplexed data channels, a word select line, and a clock line. These signals are shown in [Table 7-2](#page-99-0).

1.This signal should be pulled down if not used.

2.This pin should be configured in software as an output and left unconnected if not used.

3.This pin should be left unconnected if not used.

The MG1264 Codec requires that the audio clock must be supplied from an external source (the MG1264 Codec is an audio Slave). The clocks can be supplied by either the System Host CPU (refer to [Figure 7-1](#page-99-1)) or the audio DAC/ADC (refer to [Figure 7-2](#page-100-0)). The MG1264 Codec can use the AUD_LRCK and AUD_BCK signals acting as either a slave or a master.

Figure 7-1 Audio Interface with the System Host CPU as the Audio Clock Master

Figure 7-2 Audio Interface Connections with the DAC/ADC as the Audio Clock Master

7.3 I2S Audio Waveforms

A sample waveform for I^2S audio is shown in [Figure 7-3](#page-100-1). Note that AUD_LRCK (Left Right Clock) changes one clock before the MSB is transmitted. This allows the slave transmitter to derive synchronous timing for the serial data that will be set up for transmission. It also allows the receiver to store the previous word and clear the input for the next word.

- LRCK = 0; channel 0 (left)
- LRCK = 1; channel 1 (right)

Figure 7-3 I2S Left-justified Audio Waveform

7.4 Left Justified Audio Waveform

A sample waveform for Left Justified audio shown in [Figure 7-4.](#page-101-0) Note that AUD_LRCK (Left Right Clock) changes on the same cycle as when the MSB is transmitted.

- LRCK = 1; channel 0 (left)
- LRCK = 0; channel 1 (right)

Figure 7-4 Left-justified Audio Waveform

7.5 16, 20, 24, 32-Bit Left Justified Audio Waveform

Sample waveforms for 16, 20, 24, and 32-bit Left Justified audio are shown in [Figure 7-5](#page-101-1). Note that AUD_LRCK stays high/low for 32 cycles and AUD_CLK is 64 cycles per channel. The MSB for each audio sample is aligned with the AUD_LRCK's transition. The Audio Input Interface ignores the data bus after the LSB for each sample.

Figure 7-5 16, 20, 24, and 32-Bit Left Justified Audio Waveform

Chapter 8. Bringing up the MG1264 Codec

This chapter provides suggestions for bringing up the MG1264 Low Power H.264 and AAC Codec for Mobile Devices decoder and encoder functions for the first time.

8.1 Decoder Bringup

This section describes the phases needed to bring up the AVC decoder in the MG1264 Codec. The phases are as follows.

- 1. Send a video elementary bitstream to the decoder that is smaller than the decoder's bitbuffer and confirm that it decodes.
- 2: Send a video elementary bitstream to the decoder that is larger than the decoder's bitbuffer and confirm it decodes. Since the stream is larger than the bitbuffer, this phase tests the software flow control.
- 3: Send a "QBOX" video stream to the decoder and confirm that it decodes. A QBOX video stream is a video elementary stream that has a Mobilygen QBOX header prior to each video access unit. More information about the QBOX is contained ["Phase 3: Decoding A QBOX Stream" on page 110](#page-109-0).

8.1.1 Phase 1: Decoding a Small Elementary NAL Video Stream

The goal for this step is to decode a video elementary AVC stream that is smaller than the MG1264 Codec bitbuffer.

Step 1: Configuring the Bitstream Type

The MG1264 Codec firmware can decode several bitstream formats called BitstreamTypes. In this part of the bringup we will be using the "video elementary stream." This type of stream corresponds to Annex B of the ISO/IEC 14496-10 where there is a startcode preceding each Network Abstraction Layer (NAL) unit. The size of each NAL unit is not located in the stream and can only be detected by searching for startcodes. Streams encoded by the MG1264 Codec will have a 32-bit startcode of 0x00000001, although the decoder can also handle 24 bit startcodes of 0x000001.

The default bitstream type for the MG1264 Codec firmware is the video elementary stream. This bitstream type can be forcibly selected by sending a configuration command to the video decoder control object. This is done with the following command, which is only valid when the decoder is in IDLE state.

```
COMMAND cmd;
cmd.controlObjectId = AVDECODER CTRLOBJ ID;
cmd.opcode = Q CMD OPCODE CONFIGURE;
cmd.arguments[0] = Q AVD CFG BITSTREAM TYPE;
cmd.arguments[1] = Q AVD CFP BITSTREAM TYPE ELEM VIDEO;
cmd.arguments[2] = 0;
```
Step 2: Configuring the Bitstream Source

The MG1264 Codec firmware can receive bitstream data using three different methods. These methods are:

- Bitstream push using hardware flow control
- Bitstream pull using software flow control
- Memory pull using software flow control.

The bitstream push method sends data to the bitstream FIFO device in the MG1264 Codec host interface. This FIFO is internally connected to a MG1264 Codec device called the System Input Stream Controller (SISC). This datapath has complete hardware flow control in that, if the internal bitstream buffer is full, the bitstream FIFO on the host interface will assert the WAIT signal (or de-assert the $\overline{H_{DMARQ}}$ signal) indicating to the host that no more data can be sent.

In normal playback operation the bitstream buffer will almost always be full, meaning that the WAIT signal will be asserted for up to 20 ms. until a video frame is decoded. When the decoder is in the PAUSE state, the WAIT signal will be continuously asserted. If the host system architecture has a DMA engine that is not shared with other applications and can be blocked for an indefinite period of time, then this is the best option as it requires no software interaction for flow control.

The bitstream pull method also sends data to the bitstream FIFO in the host interface, except that the host is required to send a command to request the size of data that can be safely sent without filling the bitbuffer. If the host sends less than this amount, then the WAIT signal will never be asserted for long periods of time (or indefinitely in the case of the pause state).

The memory pull interface is not covered in this document, as either the bitstream push or pull methods are sufficient for this application.

The bitstream source is set to bitstream push by default. The bitstream source can be forcibly selected with the following configuration command, which is only valid when the decoder is in the IDLE state.

```
COMMAND cmd;
cmd.controlObjectId = AVDECODER CTRLOBJ ID;
cmd.opene = Q CMD OPCODE CONFIGURE;
cmd.arguments[0] = Q AVD CFG BITSTREAM SOURCE;
cmd.arguments[1] = Q_AVD_CFP_BITSTREAM_SOURCE_SISC_PUSH;
cmd.arguments[2] = 0;
```
For this phase of the bringup we will use the SISC_PUSH method because the size of the bitstream will be smaller than the bitbuffer.

Step 3: Putting the Decoder into the PLAY State

The decoder must be placed into the PLAY state before any streaming is done. The host must ensure that the PLAY command returns with the COMMAND_DONE interrupt before streaming otherwise some data at the start of the stream could be lost.

The decoder is put into the PLAY state with the following command.

```
COMMAND cmd;
```

```
cmd.controlObjectId = AVDECODER CTRLOBJ ID;
cmd.opcode = Q CMD OPCODE CONFIGURE;
cmd.arguments[0] = Q AVD CFG BITSTREAM TYPE;
cmd.arguments[1] = Q AVD CFP BITSTREAM TYPE ELEM VIDEO;
cmd.arguments[2] = 0;
```
Step 4: Streaming the Bitstream

Sending the bitstream is done using the QHAL bitstream (bs) module. Because the bitstream contains startcodes and there is no parsing or demultiplexing required on the host, the host can simply read the bitstream in fixed sized blocks and send them to the host interface one at a time. The only restriction is that the transfer size must be 4-byte aligned.

Here is sample code that can be used to send data.

```
#include <stdio.h>
#include <errno.h>
#include "qhal_bs.h"
#include <sys/types.h>
#include <sys/stat.h>
#include <fcntl.h>
#define NDATAPERTX (256*1024) // transfer in 256k byte chunks
char buf[NDATAPERTX];
int main(int argc,char *argv[])
{ int fd;
     qhalbs_handle_t handle;
     int err,ntx;
     switch(argc)
       { case 1:
            fd=0; break;
         case 2:
              fd=open(argv[1],O_RDONLY);
             break;
         default:
              fprintf(stderr,"Error: too many arguments, syntax is %s 
[\text{file}>\rangle]\n", argv[0]);
             return -1;
     };
    if(fd<0) { perror("Error");
         return errno;
```

```
 };
 handle=qhalbs_open();
 while(1)
 { ntx=read(fd,buf,NDATAPERTX);
     if(ntx==0) break;
     if(ntx<0)
     { perror("Error");
         return errno;
     };
     if((ntx%4) && (ntx>4))
    \{ lseek(fd,-(ntx%4), SEEK CUR);
         ntx-=ntx%4;
    \} else if (ntx%4)
    \{ bzero(buf+ntx, 4-ntx%4);
        ntx+=4-ntx%4;
     };
     if((err=qhalbs_write(handle,buf,ntx))<0)
     { fprintf(stderr,"Error: qhal returned error %d\n",err);
         return err;
     };
 };
```
Decoding and presentation should begin shortly after streaming has started.

Note that this code adds padding to the buffer if it is not a multiple of four bytes. It relies on the fact that this will only happen at the end of the file, since the read function always returns the number of bytes requested if there are that many left (or more) in the file. Also, this code has no checks for flow control. This is added in the next phase.

It is important to understand the endian-ness of the AVC bitstream and how it affects streaming. The AVC stream is big-endian and should be read as a byte stream into an internal buffer and then sent to MG1264 Codec. Little endian hosts need to be aware of this and not swap bytes when reading into the internal buffer.

}

8.1.2 Phase 2: Decoding a Large Elementary NAL Video Stream with Software Flow Control

The goal for this phase is to decode a bitstream that is larger than the size of the internal bit buffer. If the host can use the PUSH method, then sending a large file is exactly the same as sending a small one because the hardware takes care of the flow control. The data streaming code from the previous section continues to work as the qhalbs_write function will block until the streaming operation is complete. Assuming that streaming is done in a separate thread, then the system will continue to run.

If the host uses the PULL method, meaning that it cannot have the DMA operations stall for indefinite periods of time, then the following steps should be followed. The key section is in streaming where we introduce software flow control.

Step 1: Setting the Bitstream Type

This step is the same as ["Step 1: Setting the Bitstream Type" on page 107](#page-106-0).

Step 2: Configuring the Bitstream Source

We have to set the bitstream source to PULL because of the software flow control. This is done using the following configure command, which is only valid when the decoder is in the IDLE state.

COMMAND cmd;

```
cmd.controlObjectId = AVDECODER CTRLOBJ ID;
cmd.opcode = Q CMD OPCODE CONFIGURE;
cmd.arguments[0] = Q AVD CFG BITSTREAM SOURCE;
cmd.arguments[1] = Q_AVD_CFP_BITSTREAM_SOURCE_SISC_PULL;
cmd.arguments[2] = 0;
```
Step 3: Putting the Decoder into the PLAY State

This step is the same as ["Step 3: Putting the Decoder into the PLAY State" on page 105.](#page-104-0)

Step 4: Streaming the Bitstream

Software flow control is achieved by sending a command to MG1264 Codec that returns the number of bytes remaining in the bit buffer. The host must ensure that it does not send more than this amount of data before it asks again how much data is available. The command to obtain how much data remains is shown here.

```
COMMAND cmd;
cmd.controlObjectId = AVDECODER CTRLOBJ ID;
cmd.opcode = Q AVD CMD NEXT BS SIZE;
```
The MG1264 Codec firmware returns the number of bytes free in the return values section of the command.

```
cmd.returnValues[0];
```
Here is sample code that can be used to send data. The code reads the amount of space left in the bit buffer and continuously transfers data in blocks until it has no space left. It then re-reads the amount of space left and waits until the space left is greater than the block size.

```
#include <stdio.h>
#include <errno.h>
#include "qhal bs.h"
#include <sys/types.h>
#include <sys/stat.h>
#include <fcntl.h>
#define NDATAPERTX (256*1024)
char buf[NDATAPERTX];
int main(int argc,char *argv[])
{ int fd;
     qhalbs_handle_t handle;
     int err,ntx;
     int i;
     int space;
     int pendingXfer;
     switch(argc)
    \{ case 1:
            fd=0:
             break;
         case 2:
             fd=open(argv[1],O_RDONLY);
             break;
         default:
             fprintf(stderr,"Error: too many arguments, syntax is %s 
[<file>]\n\neq\n", argv[0]);
            return -1;
     };
    if(fdc0) { perror("Error");
         return errno;
     };
    handle=qhalbs open();
     // initialization
    pendingXfer = 0;
   ntx = 1;while(ntx != 0)
     { 
        space = readnumleft(); // - host implements command to read data left
        while (ntx := 0) {
             // read one buffer
             if (pendingXfer == 0)
\{ ntx=read(fd,buf,NDATAPERTX);
 }
```
```
 if (ntx+4 > space)
\{ pendingXfer = 1;
             break;
 } 
          if (ntx != 0)
\{ if((ntx%4) && (ntx>4))
{
                lseek(fd,-(ntx%4),SEEK_CUR);
                ntx-=ntx%4;
 } 
             else if(ntx%4)
{
                bzero(buf+ntx,4-ntx%4);
               ntx+=4-ntx%4; }
 }
          if((err=qhalbs_write(handle,buf,ntx))<0)
\{ fprintf(stderr,"Error: qhal returned error %d\n",err);
             return err;
 }
         space - ntx;
          pendingXfer = 0;
       }
       // sleep 15 ms
       sleep(); // -- host specific
    }
```
}

8.1.3 Phase 3: Decoding A QBOX Stream

A QBOX is a Mobilygen proprietary header that includes information about the data it contains, specifically audio or video compressed streams. For example, a flag in the header indicates if the contained data is audio or video data. It is expected that if the host does MP4 multiplexing and demultiplexing then it will stream QBOX data to the MG1264 Codec for decoding.

The QBOX header is as follows.

```
typedef struct {
    uint32 t box size;
    uint32 t box type; // "qbox"
    uint32 t box flags; // (version << 24 | box flags)
    uint16 t sample stream type;
    uint16 t sample stream id;
    uint32 t sample flags;
    uint32 t sample cts;
    uint8 t sample data[];
} QBox;
```
sample stream type is set to 0x0001 for AAC audio, and 0x0002 for AVC video.

sample stream id is currently set to the same value as sample stream type.

box_flags has two flags. Bit 0 is set if there is sample data after the header and bit 1 is set if this is the last sample in the stream.

sample flags is a 32-bit value. Bit 0 is set if the data contains configuration information for the decoder. Bit 1 is set if the CTS field is present and valid. Bit 2 is set if the video frame is a synchronization point (meaning I frame for H.264), and bit 3 is set if the frame is disposable (meaning a B frame in H.264). Bit 4 is set if the audio or video sample is the result of a MUTE command sent to the AV encoder. Bits 30-31 represent the number of leading padding bytes in the QBox (0-3) that are skipped by the MG1264 Codec demultiplexer.

This 24-byte structure is at the start of each bitstream block when the system has the stream type of QBOX. Additionally, when in QBOX mode, startcodes are not used and instead the AVC bitstream follows part 15 of ISO/IEC-14496 (AVC File Format). The net effect of this mode compared to the previous mode is that the length of the following NAL unit replaces the 4-byte start code of 0x00000001.

The first QBOX sent by the MG1264 Codec when encoding, and the first QBOX that is expected to be received when decoding, contains two NAL units, one with the sequence parameter set and the other with the picture parameter set. Subsequent QBOX's contain one NAL unit with a single AVC access unit.

For example, here is the first QBOX header of AVC video:

0000002D Size of QBOX is 2D bytes including the size field. 71626F78 "qbox" in ASCII 00000001 Sample data is present 00020002 AVC video 00000000 sample flags 00000000 sample CTS (not implemented yet)

The next data set is the sequence parameter set proceeded by the NAL unit size. For example:

00000009 NAL size (not including this field) 6742E01E Sequence parameter data

DA02D0F4 Sequence parameter data 40 Sequence parameter data 00000004 NAL size 68CE3E80 Picture parameter data

Totalling all of the data bytes gives 0x2D which is the size of the QBOX given at the beginning.

Step 1: Setting the Bitstream Type

This step is the same as ["Step 1: Setting the Bitstream Type" on page 107](#page-106-0).

The default bitstream type for the MG1264 Codec firmware is the video elementary stream. In order to use QBOX we must switch the type to QBOX. This must be done only once for the decoder at startup (it must be done for the encoder at startup as well).

This is done with the following command, which is only valid when the decoder is in IDLE state.

COMMAND cmd;

```
cmd.controlObjectId = AVDECODER CTRLOBJ ID;
cmd.opcode = Q CMD OPCODE_CONFIGURE;
cmd.arguments[0] = Q AVD CFG BITSTREAM TYPE;
cmd.arguments[1] = Q AVD CFP BITSTREAM TYPE QBOX;
cmd.arguments[2] = 0;
```
Step 2: Configuring the Bitstream Source

There are no additional requirements that QBOX streaming put on the bitstream source. If the host is using PUSH, then push should be used here; if the host is using PULL then it should be used here as well.

Step 3: Putting the Decoder into the PLAY State

This step is the same as ["Step 3: Putting the Decoder into the PLAY State" on page 107.](#page-106-1)

Step 4: Streaming the Bitstream

If the stored bitstream consists of QBOXes, then the streaming is done exactly the same as in the previous phases. A QBOX stream is available to test this mode. Contact your Mobilygen sales representative for a copy.

However, it is likely that the bitstream will be stored in an MP4 file, and the host must convert it to QBOX format on the fly. This operation is quite simple and involves prepending the 24 byte QBOX header to the bitstream data (and possibly updating the size of the NAL unit as well).

8.2 Encoder Bringup

This section describes the phases needed to bringup the AVC encoder in the MG1264 Codec. The phases are as follows.

- 1. Record a video elementary bitstream which is smaller than the encoder's bitbuffer and confirm that it decodes.
- 2: Record a video elementary bitstream which is larger than the encoder's bitbuffer and confirm it decodes. Since the stream is larger than the bitbuffer this tests the software flow control.
- 3: Record a "QBOX" video stream and confirm it decodes. A qbox video stream is a video elementary stream that has a Mobilygen QBOX header prior to each video access unit. More information about the QBOX is contained in this document.

8.2.1 Phase 1: Recording a Small Elementary NAL Video Stream

The goal for this step is the decoding of a video elementary AVC stream that is smaller than the MG1264 Codec bitbuffer.

Step 1: Configuring the Bitstream Type

The MG1264 Codec firmware can decode several bitstream formats called BitstreamTypes. In this part of the bringup we will be using the "video elementary stream." This type of stream corresponds to Annex B of the ISO/IEC 14496-10 where there is a startcode preceding each Network Abstraction Layer (NAL) unit. The size of each NAL unit is not located in the stream and can only be detected by searching for startcodes. Streams encoded by the MG1264 Codec will have a 32-bit startcode of 0x00000001, although the decoder can also handle 24-bit startcodes of 0x000001.

The default bitstream type for the MG1264 Codec firmware is the video elementary stream. This bitstream type can be forcibly selected by sending a configuration command to the video encoder control object. This is done with the following command, which is only valid when the encoder is in IDLE state.

```
COMMAND cmd;
cmd.controlObjectId = AVENCODER CTRLOBJ ID;
cmd.opene = Q CMD OPCODE CONFIGURE;
cmd.arguments[0] = Q AVE CFG BITSTREAM TYPE;
cmd.arguments[1] = Q AVE CFP BITSTREAM TYPE ELEM VIDEO;
cmd.arguments[2] = 0;
```
Step 2: Subscribing to the BITSTREAM_BLOCK_READY Event

The MG1264 Codec firmware sends BITSTREAM_BLOCK_READY events to the host to indicate that there is new data to store. These events must first be subscribed. This subscription must be done only once at startup.

Subscription is done through the following command.

```
COMMAND cmd;
cmd.controlObjectId = AVENCODER CTRLOBJ ID;
cmd.opcode = Q CMD OPCODE SUBSCRIBE EVENT;
cmd.arguments[0] = Q_AVE_EV_BITSTREAM_BLOCK_READY
cmd.arguments[2] = 0;
```
Step 3: Putting the Encoder into the RECORD state

The encoder must be placed into the RECORD state. The encoder is put into the RECORD state with the following command.

```
COMMAND cmd;
cmd.controlObjectId = AVENCODER CTRLOBJ ID;
cmd.opcode = Q AVE CMD OPCODE RECORD;
cmd.arguments[0] = 0;
```
Step 4: Receiving the Bitstream

Receiving the bitstream is done by processing the bitstream block ready events. The AV encoder generates bitstream block ready events each time enough data has been accumulated in its internal bit buffers.

The structure of a generic event is as follows:

```
typedef struct
{
    CONTROLOBJECT_ID controlObjectId;
   EVENT ID eventId;
   unsigned int timestamp;
   unsigned int payload[MAX_EVENT_PAYLOAD];
} EVENT;
```
The timestamp field is measured in microseconds. The timestamp corresponds to the PTS of the access unit in the event (if an access unit is present).

The bitstream block ready has specific meanings assigned to the payload fields. Up to six blocks of data can be sent in a single event. The structure of the bitstream block ready events follows.

```
typedef struct
{
    CONTROLOBJECT_ID controlObjectId;
   EVENT ID eventId;
   unsigned int timestamp;
   unsigned int numAndType;
   unsigned int reserved0;
   unsigned int reserved1;
   unsigned int Addr0;
   unsigned int Size0;
   unsigned int Addr1;
   unsigned int Sizel;
   unsigned int Addr2;
   unsigned int Size2;
   unsigned int Addr3;
   unsigned int Size3;
   unsigned int Addr4;
   unsigned int Size4;
} STRUCT Q AVE EV BITSTREAM BLOCK READY;
```
The field numAndType contains information about the data in the event. The lower 16-bits of this field contains the number of data blocks, which will be either 1 - 5. The upper 16-bits contains one 3-bit field per access unit that describes its content. Access unit 0's information is stored in bits 16-18, access unit 1 in 19-21 etc. The following values are currently allocated:

1: AVC Video Elementary Stream

2: QBox

In this phase, the encoder is creating AVC video elementary streams, so the value of this field will be (for example, if five blocks are sent per event) $0x12490005$.

The bitstream should be read using the qhalem_read_bytes() method using a block Id of 64 with the address and data from the event.

Because the bitstream blocks are not being acknowledged by the host, the bitstream events will stop arriving once the video bit buffer is full.

Step 5: Decoding the Bitstream

Once stored, this bitstream should decode. Follow the steps in the decoder bringup of small video elementary streams to check.

8.2.2 Phase 2: Recording a Large Elementary NAL Video Stream with Software Flow Control

The goal for this phase is to record a bitstream that is larger than the size of the internal bit buffer. This is done by the host acknowledging buffers that it has read from, and that can be reused by the encoder.

Step 1: Configuring the Bitstream Type

This step is the same as ["Step 1: Configuring the Bitstream Type" on page 112.](#page-111-0)

Step 2: Putting the Encoder into the RECORD State

This step is the same as ["Step 3: Putting the Encoder into the RECORD state" on page 113](#page-112-0).

Step 3: Receiving the bitstream

Software flow control is achieved by having the host send a command to the MG1264 Codec that contains the same information as the event it just processed. That is, once the host has read all the data that the event contains (one to six data blocks), then it sends the BITSTREAM BLOCK DONE command. Note that since the maximum number of arguments in a command is six, the host might have to send two commands. The list of blocks that are acknowledged is done by setting the address to zero.

```
COMMAND cmd;
```

```
cmd.controlObjectId = AVENCODER CTRLOBJ ID;
cmd.opcode = Q AVD CMD BITSTREAM BLOCK DONE;
cmd.arguments[0] = Addr0;
cmd.arguments[1] = Size0;
cmd.arguments[2] = Addr1;
cmd.arguments[3] = Size1;
cmd.arguments[4] = Addr2;
cmd.arguments[5] = Size2;
COMMAND cmd;
cmd.controlObjectId = AVENCODER CTRLOBJ ID;
cmd.opcode = Q AVD CMD BITSTREAM BLOCK DONE;
cmd.arguments[0] = Addr3;
```

```
cmd.arguments[1] = Size3;
cmd.arguments[2] = Addr4;
cmd.arguments[3] = Size4;
cmd.arguments[4] = 0;
```
Step 4: Stopping Recording

Stopping the recording is done with the FLUSH command. The following command performs this operation.

```
COMMAND cmd;
cmd.controlObjectId = AVENCODER_CTRLOBJ_ID;
cmd.opcode = Q_AVD_CMD_FLUSH;
cmd.arguments[0] = 0;
```
8.2.3 Phase 3: Recording a QBOX Stream

A QBOX is a Mobilygen proprietary header that contains information about its contained data, specifically audio or video compressed streams. For example, a flag in the header indicates if the contained data is audio or video data. It is expected that if the host does MP4 multiplexing and demultiplexing, then it will stream QBOX data to the MG1264 Codec for decode.

The QBOX header is as follows.

```
typedef struct {
    uint32 t box size;
    uint32 t box type; // "qbox"
    uint32 t box flags; // (version << 24 | box flags)
     uint16 t sample stream type;
      uint16_t sample_stream_id;
     uint32 t sample flags;
    uint32 t sample cts;
     uint8 t sample data[];
} QBox;
```
sample stream type is set to 0x0001 for AAC audio, and 0x0002 for AVC video.

sample stream id is currently set to the same value as sample stream type.

box_flags has two flags. Bit 0 is set if there is sample data after the header and bit 1 is set if this is the last sample in the stream.

sample flags has three flags. Bit 0 indicates whether configuration information is contained in the sample. Bit 1 indicates if CTS is meaningful, bit 2 indicates if this is a sync point (I-frame).

This 24-byte structure is at the start of each bitstream block when the system has the stream type of QBOX. Additionally, when in QBOX mode, startcodes are not used and the AVC bitstream follows part 15 of ISO/IEC-14496 (AVC File Format) instead. The net effect of this mode compared to the previous mode is that the length of the following NAL unit replaces the 4-byte start code of 0x00000001.

The first QBOX sent by the MG1264 Codec when encoding, and the first QBOX that is expected to be received when decoding, contains two NAL units, one with the sequence parameter set and the other with the picture parameter set. Subsequent QBOX's contain one NAL unit with a single AVC access unit.

For example, here is the first QBOX header of AVC video.

```
0000002D Size of QBOX is 2D bytes including the size field.
71626F78 "qbox" in ASCII
00000001 Sample data is present
00020002 AVC video
00000000 sample flags
00000000 sample CTS (not implemented yet)
```
The next data set is the sequence parameter set preceded by the NAL unit size. For example

```
00000009 NAL size (not including this field)
6742E01E Sequence parameter data
DA02D0F4 Sequence parameter data
40 Sequence parameter data
00000004 NAL size
68CE3E80 Picture parameter data
```
Totalling all of the data bytes gives 0x2D which is the size of the QBOX given at the beginning.

Step 1: Configuring the Bitstream Type

This step is the same as ["Step 1: Configuring the Bitstream Type" on page 112.](#page-111-0)

The default bitstream type for the MG1264 Codec firmware is the video elementary stream. In order to use QBOX, we must switch the type to QBOX. This must be done only once for the encoder at startup (it must be done for the decoder at startup as well).

This is done with the following command, which is only valid when the encoder is in IDLE state.

COMMAND cmd;

```
cmd.controlObjectId = AVENCODER CTRLOBJ ID;
cmd.opcode = Q CMD OPCODE CONFIGURE;
cmd.arguments[0] = Q AVE CFG BITSTREAM TYPE;
cmd.arguments[1] = Q AVE CFP BITSTREAM TYPE QBOX;
cmd.arguments[2] = 0;
```
Step 2: Putting the Encoder into the RECORD State

This step is the same as ["Step 3: Putting the Encoder into the RECORD state" on page 113](#page-112-0).

Step 4: Storing the bitstream

Handling the bitstream block ready events is done the same as in the previous phase except that the QBOX header should be examined for the timestamp (CTS) and sample flags to help the host multiplexer.

Step 5: Stopping the bitstream

Stopping the recording is done with the FLUSH command. The following command performs this operation.

> COMMAND cmd; cmd.controlObjectId = AVENCODER CTRLOBJ ID; cmd.opcode = Q_AVD_CMD_FLUSH; cmd.arguments[0] = 0;

However, the key difference in QBOX recording is that the firmware will continue to send the buffered bitstream until the host receives the QBOX that has the last sample in stream (bit 1 of box_flags).

Chapter 9. Firmware Loader

The MG1264 Low Power H.264 and AAC Codec for Mobile Devices contains a proprietary media processor that controls all of operations of the MG1264 Codec, as well as executing the Application programmers Interface. Because the MG1264 Codec has no non-volatile storage attached (such as Flash or ROM), the System Host CPU must initialize the MG1264 Codec. This initialization process involves

- Resetting the MG1264 Codec
- Writing a set of internal MG1264 Codec registers (called Configuration/Status Registers, or CSR registers)
- Downloading the firmware to the MG1264 Codec DRAM, and
- Writing a second set of MG1264 Codec CSR registers.

The first set of register writes initializes hardware modules such as the memory controller. The second set of register writes starts the media processor's execution.

All of the information required to initialize the MG1264 Codec firmware is contained in a binary file provided by Mobilygen. This binary file is referred to as the "Firmware Image". This chapter describes the format of the binary image and how to read it.

It is important to note that the binary image is stored in a little endian format. Big-endian System Host CPUs will likely have to byte-reverse the image before storing it in their own Flash memory.

9.1 Firmware Image Format

The binary firmware image provided by Mobilygen starts with a header and then one or more sections in sequence. Each section consists of a 32-bit word that contains the section ID, followed by a variable number of 32-bit words. All fields in each section are always 32-bit words to make parsing easier. These fields are in little endian format and can be converted to big endian by reversing the four bytes in the 32-bit word (byte 3 switches with byte 0, byte 2 switches with byte 1, byte 1 switches with byte 2, byte 0 switches with byte 3.).

Note: The System Host CPU should read and process each section in order.

9.1.1 Header

The Header of the binary image contains two 32-bit words. The first word contains the characters "MBY0" and the second word contains the firmware version. The first three bytes are the version number and the last byte is the product code. For example, if the version field is 0x010204AA, then the version is 1.2.4, with the product code AA:

> unsigned char $[4]$ header = "MBY0"; unsigned int32 version;

9.1.2 Global Pointer Block

The GPB section contains a single word whose value is the address of the "Global Pointer Block" for the firmware image. The Global Pointer Block is a structure that contains the address of the command block, the current event address, and status areas for the encoder, decoder, and system control. The address of this block can change between firmware builds. Therefore the System Host CPU must obtain the current Global Pointer Block address by parsing the firmware binary image.

The structure of the Global Pointer Block contains two 32-bit words. The first word is the section ID and has a value of four. The second 32-bit word is the Global Pointer Block.

```
unsigned int32 sectionId = 4;unsigned int32 globalPointerBlockAddress;
```
In order to process this section, the System Host CPU must read and locally store the value of the Global Pointer Block address.

9.1.3 Pre-download CSR

There are two Configuration/Status Register sections in the binary image. The first CSR section is referred to as the "Pre-download" section and it is executed before downloading the firmware. The second CSR section is referred to as the "Post-download" section, and it is executed after downloading the firmware. Each CSR section has the same format; they are different only in their position in the file. As is expected, the Pre-download CSR section comes before the firmware download sections, and the Post-download CSR section comes after the firmware download sections.

The structure of the CSR section consists of the section ID with a value of two, the number of register writes, and then four 32-bit words per register write. The words per register are the block number, register address, register data, and register size. Register size will either be 1, 2 or 4 corresponding to an 8, 16 or 32-bit register. In all cases, the register data is a 32-bit field with the data always starting at bit 0:

```
unsigned int32 sectionId = 2;
unsigned int32 numRegisters;
repeat numRegisters
\left\{ \right.unsigned int32 blockId;
unsigned int32 address;
unsigned int32 data;
unsigned int32 size;
}
```
In order to process this section, the System Host CPU must write each register in order with the correct address, data, and size parameters.

9.1.4 Firmware

Boot

There are two firmware sections in the binary image; the Boot section and the Main section. The Boot firmware section contains a small amount of boot code for the MG1264 Codec that must be put into a different DRAM address from the Main firmware section. Each firmware section has the same format; they differ only in the location in the binary image.

The structure of the firmware section contains the section ID with value of one, the size of the firmware data to be downloaded in bytes, the start address of the firmware data, the partition ID of the firmware data, followed by the firmware data itself. The size of the firmware data will always be a multiple of four.

The Boot section is small, and is typically 1024 bytes of firmware data:

```
unsigned int32 sectionId = 1;unsigned int32 firmwareSize;
unsigned int32 firmwareAddress;
unsigned int32 firmwarePartition;
repeat firmwareSize/4
{
unsigned int32 firmwareData;
}
```
In order to process this section, the System Host CPU must copy the firmware data to the address specified in the firmware section.

Main

The Main firmware section uses the same format as the Boot section, but is typically much larger and is stored at a different address using a different partition. In order to process this section, the System Host CPU must copy the firmware data to the address specified in the firmware section.

9.1.5 Uninitialized Data

The MG1264 Codec firmware requires that a section of the MG1264 Codec DRAM be set to zero before execution begins. This section is called the BSS section.

The structure of the BSS section is similar to the firmware section, except that there is no firmware data. It consists of the section ID with a value of three, the size of the area to be zeroed in bytes, the start address of the zero data, and the partition ID to use. The size of the BSS area will always be a multiple of four:

```
unsigned int32 sectionId = 3;
unsigned int32 bssSize;
unsigned int32 bssAddress;
unsigned int32 bssPartition;
```
In order to process this section, the System Host CPU must zero-out the MG1264 Codec DRAM starting at the given address for the specified number of bytes.

9.1.6 End

The End section consists simply of the section ID with a value of five. This section is at the end of the binary image, and can be used by the System Host CPU to indicate that the file was parsed successfully.

9.2 Sample Code

Mobilygen provides sample code for the firmware loader. This code assumes that the System Host CPU is the same endian structure as the binary image. Since the binary image is originally little endian, a big endian host will have to swap the data within the file, with the exception of the first MBY0 string, which is a character string that does not need swapping.

Pseudocode for the sample code follows, assuming that the System Host CPU is little endian. Byte reversal can be done using the macro:

```
#define SWAP ENDIAN(A) (((A & 0xff000000) >> 24) | \
                          ((A & 0x00ff0000) >> 8) | \ \ (000000000) = 8((A & 0x0000ff00) << 8) | \((A & 0x000000ff) < 24))
```
The pseudocode contains the functions "CopyToDram", "ZeroDram", and "WriteRegister". These are functions that copy a block of local memory to the MG1264 Codec memory, zero-out a block of MG1264 Codec memory, and write to a CSR register. Mobilygen also provides a driver layer for the MG1264 Codec Host Interface called the Hardware Abstraction Layer (QHAL) which contains code to perform these functions. It is expected that these calls are implemented using real QHAL calls:

```
int qmmLoadAndRun(char *imageBuffer, int imageSize)
{
     // set current position of the firmware image to the start 
     currentPos = imageBuffer;
     // read the first 4 bytes and check against the magic number and
     // fail if they do not match
     if ((imageBuffer[0] != 'M') || (imageBuffer[1] != 'B') ||
         (imageBuffer[2] != 'Y') || (imageBuffer[3] != '0'))
     {
        printf("bad magic number\n");
```
}

{

```
 return(0);
    // move past the header to the version field and retrieve the version
    currentPos++;
    version = *currentPos++;
    // Continue in a loop processing each section as it is found.
    // In order to handle corrupted images, the loop exits as 
    // soon as the current firmware image pointer goes past the
    // size of the firmware image. 
    while (currentPos - imageBuffer < imageSize)
         // read the id of the current section and move to the next field
       sectionId = *currentPos++; switch (sectionId)
         {
            case QMM_LOAD_SECTION:
                 // read the size, address, and partition of the firmware 
                 // data to be downloaded.
                 size = *currentPos++;
                 addr = *currentPos++;
                 partition = *currentPos++;
                 // copy the firmware data to codec memory
                 CopyToDram(addr, size, (char *)currentPos, partition);
                 // move to next section 
                currentPos = (int*)((char *) currentPos + size); break;
             case QMM_CSR_SECTION:
                 // get number of registers to write
                 numRegisters = *currentPos++;
                 // iterate across the set of registers, writing each one as they 
                 // are read.
                for (i = 0; i < numRegisters; i++) {
                     csrBlock = *currentPos++;
                     csrAddr = *currentPos++;
                     csrData = *currentPos++;
                     csrSize = *currentPos++;
                     // write the register
                     WriteRegister(csrBlock, csrAddr, csrSize, csrData);
 }
                 break;
```

```
 case QMM_BSS_SECTION:
             // read the size, address and partition of the bss section
             size = *currentPos++;
             addr = *currentPos++;
             partition = *currentPos++;
             // clear codec memory as specified 
             ZeroDram(addr, size, partition); 
             break; 
         case QMM_GPB_SECTION:
             // retrieve the GPB address for this image
            qpb = *currentPos++; break;
         case QMM_END_SECTION:
             // Flag that the end section has been found
             currentPos++;
             break;
    }
 }
```
}

Chapter 10. Application Programming Interface

The MG1264 Low Power H.264 and AAC Codec for Mobile Devices is designed for use for mobile and wall-powered applications. The MG1264 Codec integrates the Media Processor Multi-threaded Microcontroller along with specialized hardware modules that are responsible for the real-time encoding and decoding of video and audio streams. This processing is done under the control of firmware running on the micro controller that presents a programming interface to the System Host CPU.

This chapter describes the Application Programming Interface (API) for the Media Processor firmware and how the Media Processor responds to its API calls. It is the functional specification for the firmware and a programming manual for the System Host CPU-based software.

The API is partitioned into five types of interface elements that are used by the System Host CPU to control the firmware. They are:

- The Firmware State Machine
- Commands sent from the System Host CPU to the firmware that change the state of the firmware.
- Configuration information sent from the System Host CPU to the firmware that change parameters that control how the firmware operates in the various states.
- Asynchronous notifications sent from the firmware to the System Host CPU to inform the System Host CPU of specific events.
- Status information made available by the firmware that can be polled by the System Host CPU to obtain information about how the firmware is operating. This status information is state- and bitstream-dependent and changes over time, often in response to an asynchronous notification.

Taken together, these elements comprise the logical interface of the firmware. Three additional interface elements must be described to complete the picture of how the firmware is controlled. These elements are:

- How to send commands and read status and events from the System Host CPU.
- How to format bitstreams so that they are properly decoded by the Media Processor firmware.

• How to read encoded bitstreams from the Media Processor firmware.

All eight of these interface elements are described in this document. The physical connection between the System Host CPU and the Media Processor Controller is presented first, followed by the logical interface of the firmware, and then the bitstream interfaces for the encoder and decoder.

10.1 Host Interface and the Hardware Abstraction Layer

The MG1264 Codec interfaces with an external System Host CPU through its MG1264 Codec Host Interface, which is accessed through a 16-bit SRAM-like asynchronous bus. In this configuration, the System Host CPU is the bus Master, and the MG1264 Codec is the Slave.

The MG1264 Codec Host Interface provides the System Host CPU with the ability to read/write the MG1264 Codec's DRAM, read/write the MG1264 Codec's Configuration/Status Registers (CSR), and send bitstream data to the decoder. The MG1264 Codec Host Interface is also used to implement an inter-processor communication protocol using special mailbox registers and the System Host CPU interrupt signal.

The QHAL is Mobilygen's Hardware Abstraction Layer that implements the control logic required to use the host bus effectively. The QHAL is meant to be ported and executed on the System Host CPU, and is written in ANSI-C.

The QHAL is made up of the external memory driver (*qhal_em*), the CSR register driver (*qhal_qcc*), the bitstream transfer driver (*qhal_bs*), the mailbox control driver (*qhal_mbox*), and the host bus register driver (*qhal_host*, also known as the low-level driver). The *qhal_host* driver is the only module that must change when moving between different host processors. Once the *qhal_host* is properly functioning, the rest of the QHAL modules will work. For the purposes of this document, *qhal_host* and *qhal_qcc* can be ignored. The firmware API can be implemented only with *qhal_em*, *qhal_bs*, and *qhal_mbox* calls. The *qhal_qcc* API is used primarily for booting the MG1264 Codec.

The structure of the QHAL is shown in [Figure 10-1](#page-125-0).

10.1.1 QHAL_EM

The *ghal em* is the driver used to access the MG1264 Codec's external DRAM. This driver configures the memory channel and provides interfaces to the read/write blocks of memory.

The MG1264 Codec Host Interface provides two concurrent memory channels; one is used for bitstream data, and the other is used for command and control. Both channels can be used in PIO mode, but only the bitstream channel can be used with hardware flow-control DMA. In systems that do not have hardware flow-control DMA, only the command channel should be used.

There are two sets of read/write functions; they are 16-bit word read/write and byte-sized read/ write functions. In either case, the total size read or written must be a multiple of 32 bits, but the word-size read/write functions do endianness conversion if required. The Media Processor processor is big-endian meaning that *qhalem_read_words* and *qhalem_write_words* will perform a byte-swap before writing the data if the System Host CPU is little endian.

Note that swapping is typically only required for commands and events that are relatively small. Bitstreams are always transferred using the byte-sized functions (*qhalem_read_bytes*) that force the data to be big endian as required by most multimedia specifications. The MG1264 Codec's host bus hardware contains endianness conversion that eliminates any performance penalty for reading bitstreams.that never swap data.

The header file for the *qhal_em* module is:

```
typedef enum {
     QHALEM_ACCESSTYPE_CMD,
     QHALEM_ACCESSTYPE_STREAM
} QHALEM_ACCESSTYPE;
typedef enum {
     QHALEM_MODE_FBFRAME,
     QHALEM_MODE_FBFIELD,
     QHALEM_MODE_LINEAR
} QHALEM_MODE;
typedef enum {
     QHALEM_PRIORITY_NORMAL=0,
     QHALEM_PRIORITY_LOWER=1,
     QHALEM_PRIORITY_HIGHER=2,
     QHALEM_PRIORITY_HIGHEST=3
} QHALEM_PRIORITY;
typedef enum {
     QHALEM_BURSTSIZE_8WORDS=0,
     QHALEM_BURSTSIZE_16WORDS=1,
     QHALEM_BURSTSIZE_32WORDS=2,
     QHALEM_BURSTSIZE_64WORDS=3
} QHALEM_BURSTSIZE;
/* No one should modify a handle or what is inside */
typedef int qhalem handle t;
qhalem_handle_t qhalem_open(QHALEM_ACCESSTYPE type,QHALEM_MODE 
txmode);
int qhalem setconfig(qhalem handle t em h, char threshold,
QHALEM BURSTSIZE burst, QHALEM PRIORITY priority);
```
int qhalem_read_bytes(qhalem_handle_t em_h, unsigned char blockID, unsigned long addr, char *buffer, int nBytes);

int qhalem_read_words(qhalem_handle_t em_h, unsigned char blockID, unsigned long addr, long *buffer, int nWords);

int qhalem write bytes(qhalem handle t em h, unsigned char blockID, unsigned long addr, char *buffer, int nBytes); int qhalem write words(qhalem handle t em h, unsigned char blockID, unsigned long addr, long *buffer, int nWords);

int qhalem close(qhalem handle t em h);

10.1.2 QHAL_MBOX

The *qhal_mbox* driver is used to perform inter-processor communication between the System Host CPU and the Media Processor. It is a set of high-level functions that manipulate special mailbox CSR registers. There are two mailboxes in the system (called 0 and 1). Each mailbox has a data register and an event source register. Mailbox 0 is for Mobilygen internal use, and mailbox 1 is for application use.

The mailboxes registers are used to generate COMMAND_READY interrupts and EVENT DONE interrupts from the System Host CPU to the Media Processor. COMMAND_READY interrupts are generated by *qhalmbox_write* operations (the actual written data is ignored), and EVENT_DONE interrupts are generated using *qhalmbox_read* operations. The meaning of COMMAND_READY and EVENT_DONE are explained in ["Event Transfer Protocol" on page 134](#page-133-0).

An application can determine which, if any, event occurred using the *qhal_mbox_get_event* function. This function returns if none, either, or both of the COMMAND_DONE or EVENT READY interrupts have occurred. An application can either poll this function, or implement an interrupt handler that wakes up a blocked thread that then calls this function.

The *qhal_mbox_get_event* function returns a bit field that contains an indication of which event occurred. The bit fields are called QHAL_MBOX_EVENT_READ, and QHAL_MBOX_EVENT_READY. The Read event corresponds to COMMAND_DONE, and the Ready event corresponds to EVENT_READY.

The full *qhal_mbox.h* header is shown as:

```
typedef enum {
    QHAL_MBOX0,
    QHAL_MBOX1
} QHALMBOX_DEV;
#define QHALMBOX EVENT NONE 0
#define QHALMBOX EVENT READY 1
#define QHALMBOX EVENT READ 2
#define QHALMBOX EVENT ALL 3
typedef int QHALMBOX_EVENT;
qhalmbox_handle_t qhalmbox_open(QHALMBOX_DEV mbox);
```

```
int qhalmbox get event(qhalmbox handle t mbox h,QHALMBOX EVENT
*event);
int qhalmbox read(qhalmbox handle t mbox h, unsigned long *datap);
int qhalmbox write(qhalmbox handle t mbox h, unsigned long data);
int qhalmbox close(qhalmbox handle t mbox h);
```
10.1.3 QHAL_BS

The *qhal* bs driver is used to send compressed data to the MG1264 Codec's input data port. Other than the traditional open and close functions, it features a single function; *qhalbs_write_bytes*(). This function sends byte stream data to the MG1264 Codec with appropriate endianness conversion. Refer to ["H.264/ACC Decoder Interface Object" on](#page-156-0) [page 157](#page-156-0) for additional information.

```
qhalbs_handle_t qhalbs_open();
int qhalbs setconfig(qhalbs handle t bs h, int threshold);
int qhalbs_write(qhalbs_handle_t bs_h, char *buffer, int length);
int qhalbs_close(qhalbs_handle_t bs_h);
```
10.2 Media Processor Firmware Programming Model

This section describes the programming model used by the Media Processor firmware.

10.2.1 Control Objects

The firmware presents multiple "Objects" to the System Host CPU. Each of the objects has a well-defined state machine, a set of commands that it accepts and acts upon, a set of configuration parameters whose values can be set by the System Host CPU, a set of asynchronous event notifications that it sends to the System Host CPU, and status that can be read by the System Host CPU.

The Media Processor firmware presents the following objects (called control objects), each of a different type:

- System Control
- H.264/AAC AV Encoder
- H.264/AAC AV Decoder

Each control object is assigned a unique ID, and each command and status message is tagged with this ID.

10.2.2 Commands, Events, and Inter-Processor Communications

The primary methods of communication between the System Host CPU and the Media Processor firmware are commands and events. Commands are sent from the System Host CPU to the firmware, and events are sent from the firmware to the System Host CPU.

A "Command" is a request by the System Host CPU for the Media Processor firmware to either change state, or to configure an operational parameter. Commands are executed immediately upon request, in the order in which they are received. If the command is a state-change request, then the state change operation will be complete when the command completes execution.

An "Event" is a notification sent by the Media Processor firmware to the System Host CPU that a specific event has occurred. The event optionally carries a set of parameters that give more information about the event at the time that it occurred. New events are internally queued by the Media Processor firmware while the System Host CPU is processing the current event. The queue depth is configurable and can be set large enough so that no event is lost (several hundred events).

The System Host CPU writes commands over the MG1264 Codec Host Interface to area in the MG1264 Codec's external DRAM called the "Command Block." Similarly, events are stored in the MG1264 Codec's external DRAM and are read by the System Host CPU using the MG1264 Codec Host Interface. The event area should be treated as read-only by the System Host CPU.

The transfer protocol of both commands and events is fully handshaked, and uses interrupts to ensure that no data is lost. The details of this protocol are provided in ["Sending a Command to](#page-131-0) [the Firmware" on page 132](#page-131-0) and ["Reading Events from the Media Processor Firmware" on](#page-132-0) [page 133.](#page-132-0)

It is recommended that the host code follow the Mobilygen reference design structure described in ["Sample Host Code Architecture" on page 227](#page-226-0) to manage sending commands and reading events. This structure is proven and handles the important corner case of receiving an event while waiting for a command to be processed.

.

10.2.3 Global Pointer Block

There are a number of important shared data structures stored in the MG1264 Codec's DRAM that must be accessed by the System Host CPU. The addresses of these data structures are found in the Global Pointer Block structure. The address of the global pointer block is determined when the firmware image is downloaded to the Media Processor.

Each of the structure members is a big-endian, 32-bit field. The global data block structure is:

```
typedef struct
{
   COMMAND *cmdBlock;
  EVENT *evBlock;
  void *systemControlStatus;
  void *avDecoderStatus;
  void *avEncoderStatus;
} GLOBAL_POINTER_BLOCK;
```
The command block is a shared memory buffer used for sending commands from the System Host CPU to the firmware. The *cmdBlock* field contains the address of the command block in the MG1264 Codec's DRAM.

The event block is a shared memory buffer used to send asynchronous event information from the firmware to the System Host CPU. Its operation is described in ["Reading Events from the](#page-132-0) [Media Processor Firmware" on page 133.](#page-132-0) Note that events are queued internally by the Media Processor firmware. Therefore, the System Host CPU must fetch the address of the current event for EVERY event. The *evBlock* field contains the address of the current event.

The three status blocks are used by the firmware to post status information for the System Host CPU to poll. There is one status block for each of the three control objects in the system. The status block pointers contain the addresses for these blocks.

10.2.4 Sending a Command to the Firmware

Command Block

The System Host CPU uses the Command Block to send a command to the Media Processor firmware The address of the command block is stored in the global pointer block. Each command contains the target control object ID, the command opcode, up to six 32-bit arguments, a return code, and up to seven 32-bit return values.

Each field is a big-endian, 32-bit field. The structure of the command block is shown as:

```
typedef struct
{
    CONTROLOBJECT_ID controlObjectId;
   unsigned int opcode;
   unsigned int arguments[6];
   unsigned int returnCode;
   unsigned int returnValues[7];
} COMMAND;
```
Command Transfer Protocol

Sending a command from the System Host CPU to the Media Processor firmware is a fully handshaked transaction that ensures that no data is lost. The handshaking is done through two interrupts: the COMMAND_READY interrupt and the COMMAND_DONE interrupt. The COMMAND_READY interrupt is generated by the System Host CPU to signal the firmware that a new command has been written to the command block. The COMMAND_DONE interrupt is generated by the Media Processor firmware to signal to the System Host CPU that the command execution has completed. No new commands can be generated by the System Host CPU until the COMMAND_DONE interrupt has been received. The System Host CPU generates the COMMAND_READY interrupt through writes from the mailbox register in the MG1264 Codec Host Interface.

Figure 10-2 Command Transfer Timing

The command transfer protocol is:

- 1: The System Host CPU writes the command block including opcode, control object ID, and arguments. Only the necessary number of arguments need by written. This is done using the *qhalem_write_words* API call. It is important to use the *qhalem_write_words* call as this corrects for endian-ness.
- 2: The System Host CPU writes to the mailbox register to assert the COMMAND_READY interrupt and clear the COMMAND_DONE interrupt. This is done through a call to the function *qhalmbox_write*().
- 3: The Media Processor firmware responds to the interrupt and processes the command.
- 4: The Media Processor firmware reads from the mailbox register to assert the COMMAND_DONE interrupt and clear the COMMAND_READY interrupt.
- 5: The System Host CPU waits for and receives the COMMAND_DONE interrupt. The COMMAND_DONE and EVENT_READY interrupts are multiplexed on the same interrupt pin. The System Host CPU must read the interrupt source register to determine which interrupt is the source. This is done through the API *qhalmbox_get_event*() call. This API call also clears the mailbox interrupt bit.
- 6: The System Host CPU reads the command return code and the return values from the command block.

A return code of zero indicates the command was rejected. A return code of one means success. Any other positive return code indicates success with additional information encoded in the value. The return values can be anything and are command-specific.

10.2.5 Reading Events from the Media Processor Firmware

Events are sent by the Media Processor firmware to the System Host CPU using the same handshaking mechanism that is used to send commands, but in reverse. Events operate on a publish/subscribe paradigm so that the System Host CPU only sees events to which it has subscribed. Some of the events are periodic and relatively high in frequency (once per frame/ field/picture, etc.), and are intended only for debug purposes. By default, no events are subscribed.

Event Block

Event Blocks are used by the firmware to store a single event for the System Host CPU. Event blocks are internally queued by the Media Processor firmware and then sent one-by-one to the System Host CPU for processing. The System Host CPU can find the address of the current event (the one to be processed) by reading the event block pointer in the global data pointer block. **It is critical to understand that this address will change**, **and the address must be re-read for each event**.

Each event block contains the event ID, the source control object ID, a 32-bit timestamp measured in microseconds, and a variable length payload up to a maximum of thirteen words. The event ID is a globally unique number that identifies the event type. Each field is 32-bits, big endian. The structure of the event block is shown as:

```
typedef struct
{
    CONTROLOBJECT_ID controlObjectId;
   EVENT ID eventId;
   unsigned int timestamp;
   unsigned int payload[13];
} EVENT;
```
Event Transfer Protocol

The transfer protocol for sending events from the Media Processor firmware to the System Host CPU is identical to the command transfer protocol except the role of the processors is reversed. Sending an event is a fully-handshaked transaction that ensures that no data is lost. The handshaking is done through two interrupts: the EVENT READY interrupt and the EVENT_DONE interrupt.

The EVENT_READY interrupt is generated by the Media Processor firmware to signal to the System Host CPU that a new event has been written to the event block. The EVENT_DONE interrupt is generated by the System Host CPU to signal the firmware that the event handling has completed. No new events can be generated by the firmware until the EVENT_DONE interrupt is received. The System Host CPU generates the EVENT_DONE interrupt through reads from the mailbox register in the MG1264 Codec Host Interface.

Figure 10-3 Event Transfer Timing

The complete Event Transfer protocol is:

- 1. The Media Processor firmware writes the event ID, control ID, and payload to the event block, and then writes to the mailbox register to assert the EVENT_READY interrupt and clear the EVENT_DONE interrupt.
- 2: The System Host CPU responds to the interrupt and reads the current event block address from the global pointer block. The System Host CPU must read the interrupt source register to determine if the interrupt is the EVENT_READY interrupt.
- 3: The System Host CPU processes the event.
- 4: The System Host CPU reads from the mailbox register to assert the EVENT_DONE interrupt and clear the EVENT_READY interrupt. This is done using the *qhalmbox_read*() API call.
- 5: The Media Processor firmware waits for and receives the EVENT_DONE interrupt.
- 6: The Media Processor firmware clears the EVENT_DONE interrupt.

The internal queueing mechanism can be represented as shown in [Figure 10-4](#page-134-0).

Figure 10-4 Event Queuing

10.2.6 Subscribing and Unsubscribing to Events

By default, all events are unsubscribed, meaning that the System Host CPU will receive no events. Each event that the System Host CPU is interested in receiving must be explicitly subscribed using the SUBSCRIBE_EVENT command. Similarly, events can be unsubscribed using the UNSUBSCRIBE EVENT command. The argument list for both commands is a NULL terminated list of event IDs that should be subscribed/unsubscribed.

SUBSCRIBE_EVENT

For example:

```
COMMAND cmd;
cmd.controlObjectId = AVENCODER CTRLOBJ ID;
cmd.opcode = Q CMD OPCODE SUBSCRIBE EVENT;
cmd.arguments[0] = Q AVE EV BITSTREAM BLOCK READY;
cmd.arguments[1] = Q_AVE_EV_VIDEO_FRAME_ENCODED;
cmd.arguments[2] = 0;
```
UNSUBSCRIBE_EVENT

For example:

```
COMMAND cmd;
cmd.controlObjectId = AVENCODER CTRLOBJ ID;
cmd.opcode = Q CMD OPCODE UNSUBSCRIBE EVENT;
cmd.arguments[0] = Q AVE EV BITSTREAM BLOCK READY;
cmd.arguments[1] = Q_AVE_EV_VIDEO_FRAME_ENCODED;
cmd.arguments[2] = 0;
```
10.2.7 Configuration Parameters

Each control object presents a set of configuration parameters for the System Host CPU to set. These parameters control how the object behaves in each state, and also how it transitions states.

There are two types of configuration parameters: single-buffered and double-buffered. Singlebuffered parameters either take effect immediately or upon the next state transition, as indicated by the parameter. Double-buffered parameters take effect only when the host issues a matching ACTIVATE command. For example, most of the video encoder parameters are double-buffered so that the host can change a group of parameters at one time while recording.

A configuration parameter has a unique ID and an associated 32-bit value. The 32-bit value can include multiple bit fields. Single buffered configuration parameters are set using the CONFIGURE command (see ["Configure Command" on page 137\)](#page-136-0), which has the same opcode for all control objects. Double buffered parameters are set by different commands that are explained in each of the control object's API section.

Configure Command

For example:

```
COMMAND cmd;
cmd.controlObjectId = AVDECODER_CTRLOBJ_ID;
cmd.opcode = Q CMD OPCODE CONFIGURE;
cmd.arguments[0] = Q_AVD_CFG_BITSTREAM_TYPE;
cmd.arguments[1] = Q AVD CFP BITSTREAM TYPE QBOX;
cmd.arguments[2] = 0;
```
10.2.8 Status Block

Each control object has a status block located in the MG1264 Codec's DRAM that is pointed to by the global pointer block. The intent of the status block is to store information that does not change over time, or whose changes do not need to be synchronized with the System Host CPU. The System Host CPU can read the contents of the status block at any time simply by accessing the Media Processor firmware memory using the *qhalem_read_words* API. The specific layout of each status block is described in each control object's section.

10.3 Bitstream Formats

The Media Processor is capable of generating and decoding any bitstream formats, but the firmware currently only supports QBox, Elementary, and MP4.

10.3.1 QBox Bitstream Format

The QBox format consists of a simple header preceding audio and video access units. It is designed for applications where the System Host CPU is doing bitstream multiplexing or demultiplexing, and can be considered an interchange format. When encoding, the Media Processor firmware sends access units (either compressed audio or video frames) following a standard header (called the QBox Header). This header has the size of the access unit and information about the contents. It is expected that the System Host CPU will only use the header for informational purposes and will not store entire QBoxes. When decoding, the System Host CPU must then generate these headers on the fly, and send the header and payload to the Media Processor for decoding.

The first video QBox contains the AVC sequence/picture parameter set NAL unit. Subsequent QBox headers contain either I-frames or P-frames. QBoxes that contain I-frames contain both a picture parameter set NAL unit followed by the video frame NAL unit. QBoxes that contain only P-frames contain only the frame NAL unit.

If the selected audio codec is AAC then the first audio QBOX contains configuration information according to the AudioSpecificConfig() structure as specified in section 1.6.2.1 of ISO/IEC 14496-3:2001 (MPEG4 Systems). The audio object type is 2 for AAC-LC. When decoding a stream, the configuration QBOX must be sent first after a transition from IDLE to PLAY.

Other audio codecs do not have a configuration QBOX as the relevant header information is stored in the audio elementary stream.

As a C structure, the QBox header structure is:

```
typedef struct {
    uint32 box_size;
    uint32 box_type; 
    uint32 box_flags;
    uint16 sample stream type;
    uint16 sample_stream_id;
    uint32 sample_flags;
    uint32 sample cts; // optional
    uint8 sample data[];
} QBox;
```
box size: Size of the box including the header.

box type: Always four characters "qbox".

box flags: The upper eight bits are the header version. The lower 24 bits are flags. Bit 0 is set if there is sample data in the box. Bit 1 is set if this is the last access unit in the stream. Bit 2 is set if the QBox is followed by padding bytes to make the QBox size, plus the padding bytes a multiple of 4 bytes.

sample_stream_type: Set to 1 if it is an AAC audio frame or configuration data, or set to 2 if it is an H.264 frame or configuration data.

sample stream ID: Unused at this time.

sample flags: Bit 0 is set if the data contains configuration information for the decoder. Bit 1 is set if the CTS field is present and valid. Bit 2 is set if the video frame is a synchronization point (meaning I frame for H.264), and bit 3 is set if the frame is disposable (meaning a B frame in H.264). Bit 4 is set if the audio or video sample is the result of a MUTE command sent to the AV encoder. Bits 30-31 represent the number of leading padding bytes in the QBox (0-3) that are skipped by the MG1264 Codec demultiplexer.

cts: Sample composition time in 90 kHz ticks.

Reading QBOX Bitstreams

When reading the bitstream data from the MG1264 Codec, special care is required if the host processor is little endian. As mentioned in the QHAL_EM driver description, endianness conversion is done for *qhalem_read_words*(), but *qhalem_read_bytes*() forces big-endianness for bitstream transfers. Therefore, the host must either read the QBOX header first using *qhalem_read_words*() and then the bitstream using *qhalem_read_bytes*(), or use a single *qhalem read bytes*() call to read both the header and bitstream, and then perform endianness conversion on the header afterwards.

QBOX Payload

For a QBox that contains AVC data as defined in ISO14996-3 as AudioSpecificConfig., there will be an integer number of Network Abstraction Layer (NAL) units contained within the box. The box may contain zero or one slice data NAL unit, and an arbitrary number of other NAL units (such as SEI messages, end of stream, end of sequence etc.). The format of the data consists of a 32-bit value containing the size of the NAL unit (including the four bytes used to encode the size) followed by the NAL unit data.

For QBoxes that contain AAC data, there will be zero or one raw data blocks per box. The first audio-related QBox will contain the stream configuration information as defined in ISO14996-3 as AudioSpecificConfig..

10.3.2 Elementary Video

The Elementary Video stream accepted and generated by the Media Processor firmware is specified in ISO/IEC 14496-10 Annex B. This stream consists of a sequence of NAL units with each NAL unit proceeded by a startcode. The bitstream data corresponding to one event is similar to the data that is contained in a QBOX. That is, an integer number of NAL units with each NAL unit preceded by a 0x00000001 startcode. Note that when the decoder is in elementary video mode, it cannot accept or generate compressed audio data at the same time.

10.3.3 MP4

TRD

10.4 System Control Interface Object

10.4.1 Overview

The System Control interface object is responsible for overall system control such as power management, audio, video input/output timing, as well as the video and OSD display.

Video Display

The video display features three display planes that are stacked (top to bottom) as OSD, video frame 1 and video frame 0. That is, OSD is overlaid on top of video frame 1 which is overlaid on top of video frame 0.

The host has control over which planes are enabled. In the case of the video planes, the host also has control over whether the encoder or decoder output is routed to the plane. Each plane then has independent scaling and placement on the display. These capabilities allow for picture-inpicture operation (PIP).

On-Screen Display

The OSD system offers a full screen display with eight bits per pixel using a full 32-bit color indexed by the pixel's value. The set of 256 colors that can be used is referred to as the palette and is stored as red, green, blue, and alpha. The OSD system also offers the host the ability to download up to 128 "pixel maps" which are rectangular images. The pixel maps can be downloaded in raw form (meaning only the pixel data is downloaded) or as BMPs where the palette and pixel data are downloaded together. The downloaded palette can be used to set the system palette.

Due to performance considerations, there are some restrictions in the API.

- 1. Width of the Bitmap and OSD Screen Size must be multiple of four.
- 2: Start position for the OSD destination screen has to be multiple of four.

10.4.2 Object ID

The system control object has the object ID of 0x1.

10.4.3 State Machine

The system control object has no state machine. It is considered to be always in the ENABLED state.

10.4.4 Commands

ECHO

For example:

```
COMMAND cmd;
cmd.controlObjectId = SYSTEMCONTROL_CTRLOBJ_ID;
cmd.opcode = Q_SYS_CMD_ECHO;
cmd.arguments[0] = 1; \frac{7}{7} any arbitrary 32 bit value
```
POWERDOWN

10.4.5 OSD Commands

RES_DOWNLOAD

RES_RELEASE

OSD_PALETTE (Set Single Entry)

OSD_PALETTE (Get Single Entry)

OSD_PALETTE (Set Multiple Entries)

OSD_SCRN_ALPHA

BMPDATA_BLIT

OSD_BMPDATA_FILL

BMP_SHOW

10.4.6 Double-Buffered Configuration Commands

The system control object manages a set of double buffered configuration parameters that are set using a dedicated configuration command. The set of double buffered parameters are then activated in the MG1264 Codec using an activate command.

SET_OUTPUT_PARAM

ACTIVATE_OUTPUT_CFG

10.4.7 Single-Buffered Configuration Parameters

AUDIO_NUM_CHANNELS

AUDIO_SAMPLE_RATE

AUDIO_SAMPLE_SIZE

AUDIO_OUT_MASTER_CLOCK

AUDIO_OUT_SERIAL_MODE

10.4.8 Double-Buffered Output Parameters

These double buffered parameters are activated by the ACTIVATE_OUTPUT_CFG command. Until the activate command is sent, these parameters have no effect.

VID_0_ENABLE

VID_1_ENABLE

VID_0_SOURCE

VID_1_SOURCE

VID_0_SCALING_ENABLE

VID_1_SCALING_ENABLE

VID_0_DISPLAY_WIDTH

VID_0_DISPLAY_HEIGHT

VID_0_DISPLAY_OFFSET_X

VID_0_DISPLAY_OFFSET_Y

VID_1_DISPLAY_WIDTH

VID_1_DISPLAY_HEIGHT

VID_1_DISPLAY_OFFSET_X

VID_1_DISPLAY_OFFSET_Y

VID_0_ZOOM_SOURCE_SIZE

VID_0_ZOOM_SOURCE_OFFSET_X

VID_0_ZOOM_SOURCE_OFFSET_Y

VID_1_ZOOM_SOURCE_SIZE

VID_1_ZOOM_SOURCE_OFFSET_X

VID_1_ZOOM_SOURCE_OFFSET_Y

AUD_SOURCE

10.4.9 Events

Q_SYS_EV_HEARTBEAT

Q_SYS_EV_ECHO

Q_SYS_VIDEO_OUTPUT_UNDERFLOW

Q_SYS_AUDIO_OUTPUT_UNDERFLOW

10.5 Status Block

The system control object maintains a status block that is typically used for bring-up and debug purposes. The structure of the block is:

```
typedef struct
{
    int heartbeat;
    unsigned long droppedEvents;
    unsigned long evReadWritePtrs;
    int pendingEvent;
} SYSTEM_CONTROL_STATUS;
```
10.5.1 heartbeat

The heartbeat field of the status block is periodically incremented by the command processor in the Media Processor firmware. The rate of increase is much faster than the rate of the heartbeat event.

10.5.2 droppedEvents

The droppedEvents field is incremented any time an event could not be posted to the internal event queue because the queue was full. Any dropped event is a serious condition and is considered a fatal error.

10.5.3 evReadWritePointers

This field stores the read and write pointers (indexes) into the internal event queue. The read pointer is the pointer used to send events to the System Host CPU, and the write pointer is the next location to be written with a new event. The read pointer is in the upper 16 bits and the write pointer is in the lower 16 bits. When the pointers are equal, the queue is empty, otherwise the full condition has the write pointer lagging behind the read pointer by one.

10.5.4 pendingEvent

This field indicates that the firmware has sent an event to the System Host CPU through the EVENT_READY interrupt and the System Host CPU has not yet acknowledged it. This field is typically used for bring-up and debugging of System Host CPU code where events could be unacknowledged, thus stopping event generation by the firmware.

10.6 H.264/ACC Decoder Interface Object

10.6.1 Overview

The H.264/AAC Decoder Interface object is responsible for controlling the H.264 Video Decoder, the AAC Decoder, and the demultiplexer as a combined entity. However, the object is sufficiently flexible to decode only video or audio streams, in both multiplexed and elementary formats.

The decoder and the video output unit work together to provide a set of trick play features that are comparable to those found in DVD players. This includes a full set of forward and backward smooth, slow motion, and scan modes. Additionally, the video output unit contains a scaler that can be used for PAL/NTSC/VGA conversion and arbitrary zoom.

10.6.2 Logical View of the AV Decoder

An idealized view of the decoder datapath is shown in [Figure 10-5](#page-156-0).

Figure 10-5 Idealized Decoder Datapath

This object takes compressed bitstreams as its input, and has a video output and audio output port. It is responsible for creating decoded 4:2:0 images at its video output port, and decoded PCM samples at its audio output port. The object contains five logical processing blocks:

- Demultiplexer
- AAC Decoder
- H.264 Decoder
- Video Output
- Audio Output

10.6.3 AV Decoder Features

Audio/Video Synchronization

Playback of audio or video streams is synchronized by the video and audio display units. The synchronization mechanism used is referred to as "Audio Master". Audio Master means that the audio is played in a continuous fashion, while video frames are dropped or repeated as needed in order to achieve synchronization. The synchronization algorithm attempts to maintain synchronization timing of less than 1.5 video frame times (45 ms. in NTSC; 60 ms. in PAL).

There are situations where the system will run as "Video Master". This includes playing streams with no audio, and doing trick play where the audio is decoded, but muted. The output units are

also programmed to smoothly switch from the Video Master mode during trick play to Audio Master mode in normal linear play.

The firmware has a programmable offset that can be used to skew audio or video timing. This offset is typically required when the video and audio datapaths have different delays. For example, a system may contain a video scaler where the incoming video is captured to memory and then scaled before sending to the MG1264 Codec, whereas the audio is sent out directly. In this situation, you have to program the offset to one frame time to allow for synchronized presentation, even with the extra frame delay in the video pipeline.

Programmable Pre-buffer

In situations where the data to be decoded is being received from a real-time source, it is often necessary for the decoder to pre-buffer a certain amount of data to ensure that it does not underflow at a later time due to variable bitrates produced by the encoder. The AV decoder can be programmed to have a specified amount of startup delay that can be matched from the encoded size.

Hardware/Software Flow Control

Both audio and video data is sent to the single bitstream port in the MG1264 Codec Host Interface. The demultiplexer reads bitstream data from this port and writes the video data to the video bit buffer and audio data to the audio bit buffer. The MG1264 Codec Host Interface features full hardware flow control either through a DMA request de-assertion for DMA operations, by asserting WAIT, or by delaying the ready bit during polling. This means that no data is lost if the MG1264 Codec cannot accept more data. Flow control is triggered any time either the audio or video buffers are completely full and new data is sent to the demultiplexer.

In some system designs, enabling the hardware flow control is not desirable because it locks the bus and prevents access to other devices on the same bus. In order to prevent this problem, the firmware provides commands that return the emptiness of both the video and audio buffers, which allows the System Host CPU to never send more data than is allowed in the buffer. The emptiness of the buffer is expressed both in bytes and in access units (frames). The System Host CPU must be careful not to send too many data bytes or too many access units that could trigger the hardware flow control.

Automatic Video Standard Conversion

The firmware supports the conversion of a bitstream from any of the supported video standards (PAL/NTSC/VGA) to the currently selected video standard. This conversion includes both spatial (vertical and horizontal scaling) and temporal scaling. The firmware uses a special algorithm for the frame rate conversion and does not rely on audio or video synchronization to do the frame rate conversion. This special algorithm results in a smoother presentation with fewer obvious dropped or repeated frames. Video standard conversion is automatic if a stream is detected that has been encoded differently from the current standard.

Arbitrary Video Zoom

The video output unit contains a scaler that can arbitrarily upscale an image to any resolution (the scaler can also downscale an image to fixed ratios such as 480/576 for PAL to NTSC standard conversion). The generalized upscaler is used to implement an arbitrary zoom feature where any part of the image (with the same aspect ratio as the display) can be cropped, and then zoomed to fit the full-display window.

Arbitrary zoom works for any ratios above 1.0 when the video is not having its standard converted. There is a limitation with zoom in PAL to NTSC where the video output unit is already downscaling the video with a ratio of 480/576. Since the generalized upscaler only works for ratios above 1.0, the smallest scaling ratio that is supported in PAL to NTSC is 576/ $480 = 1.2$.

Note: As of release 3.0 of the SDK, arbitrary zoom has been moved to the System Control object.

Trick Play

The firmware implements a complete set of trick play features that allow the System Host CPU to implement a natural user interface that offers the same user experience in both the forward and reverse directions. Specifically, forward and reverse singlestep, forward and reverse slowmotion, and forward and reverse smooth-scan (up to 4x) are offered. Additionally, the firmware can smoothly transition from any of these trick modes back to linear forward or reverse playback.

The System Host CPU is also free to implement higher speed trick play scans by sending only I-frames from specific GOPs. This technique allows for almost any speed of forward or reverse scan, at the expense of smoothness as a maximum of one frame per GOP is being decoded and displayed. The API supports a command that forces the firmware to decode and display only I-frames for a specified amount of frame times.

Trick play techniques are discussed in ["Trick Play Techniques" on page 177](#page-176-0).

10.6.4 Sending Encoded Bitstreams to the Decoder

Bitstream data is sent to the MG1264 Codec Host Interface bitstream device that, in turn, enters a FIFO called the System Input Stream Controller (SISC). From the input FIFO, the audio or video bitstream is demultiplexed into bitstream data and control data for both audio and video. The bitstream data is stored in a large FIFO and the control data is stored in a queue. The control data consists of one data structure per audio or video frame, and includes information such as timestamp, image size, and pointers to the associated bitstream data.

The hardware flow-control WAIT signal (also known as DMA_REQ) is generated by the input FIFO and is asserted anytime the FIFO becomes full. The input FIFO becomes full when any of the downstream queues or FIFOs become full. That is, if any of the video access unit queues, audio access unit queues, or the bitstream FIFOs become full, then WAIT will be asserted until the corresponding decoder removes data from the queue. The video decoder reads data at 29.97 Hz for NTSC and 25 Hz for PAL; the audio decode reads data every 1024 output samples (approximately 40 Hz at the 48 kHz sampling rate). Note that these rates can increase, decrease, or even stop due to trick play such as slow-motion, scan, or pause.

Figure 10-6 Decoder Buffer Structure

There are two types of bitstream transfer algorithms that can be selected by the System Host CPU. They are referred to as either a "Push" or a "Pull" model, and the model that is used is selected by the configuration parameter BITSTREAM_SOURCE.

In the push model, the System Host CPU does not care if the hardware flow control signal WAIT is asserted either because the bus is not shared, or if the bus can continue to be shared even if the transfer pauses. It is important to understand that during regular playback, either the audio or video buffer will be full almost all the time because the incoming data rate will be higher than the bitrate at which the bitstream was encoded. Which of the audio or video buffers becomes full depends upon the relative bitrates of the audio or video streams, as well as the sizes of the audio and video bit buffers.

In the pull model, the System Host CPU makes use of signaling from the firmware to ensure that the hardware flow control mechanism is never triggered for extended periods of time due to internal buffer fullness.

Push Transfer Model

If the System Host CPU can use the push transfer model, then transferring the bitstream is quite simple. The System Host CPU can open the QHAL BS device and send as much or as little data to the MG1264 Codec as it wishes, as it does not care if the hardware flow control mechanism is triggered. Typical transfer logic (for forward playback and trick play) is similar to this:

```
bytesToSend = size of input file;
char localBuffer[BUFFER SIZE];
while (bytesToSend != 0)
\{bytesRead = read(inputfd, localBuffer, BUFFER_SIZE];
    qhalbs_write_bytes(handle, localBuffer, bytesRead);
    bytesToSend -= bytesRead;
}
```
Pull Transfer Model

In the pull transfer model, the System Host CPU sends data in such a way that the audio or video buffers never become full, and the hardware flow control signal is never asserted. This is also referred to as "Non-Blocking Operation". This section shows sample code that can be used for non-blocking streaming.

The data streaming algorithm is fairly simple but does require the System Host CPU to parse the bitstream to identify audio and video data. For purposes of this algorithm, assume the bitstream consists of consecutive QBox structures. The key to the algorithm is that there are commands that query the firmware for video and audio buffer emptiness, both in terms of bytes and control structures. These commands are VIDEO_BUFFER_EMPTINESS and AUDIO_BUFFER_EMPTINESS as described in ["Commands" on page 141](#page-140-0).

Before sending data to the MG1264 Codec, the host should query the amount of space in both the audio and video buffers and then ensure that it does not send more data than there is space available before it checks for space again. Note that available space is expressed in two measurements. The first measurement is the amount of data in the compressed bitstream buffer. The second measurement is the number of spaces in the "access unit" queue.

For video streams an access unit is a NAL unit, for audio streams an access unit is a frame. Note that for audio streams a QBOX contains a single access unit but for video streams a QBOX can contain multiple NAL units that match a single presentation time. These NAL units include SEI timing messages and slice data. Therefore it is up to the host to count the number of NAL units in each QBOX before sending it so that it can compare the number of NAL units against the number of free entries in the video queue.

The algorithm (for forward playback and trick play only) is:

```
while!(end of file)
{
    // sleep 10ms here to allow the host to read some data
    // read the available space in each queue/FIFO
    videoQueueEmptiness = readVideoQueueEmptiness();
    videoFIFOEmptiness = readVideoBitstreamFIFOEmptiness();
    audioQueueEmptions = readVideoQueueEmptions();
    audioFIFOEmptiness = readAudioBitstreamFIFOEmptiness();
    while (1)
    {
      qboxSize = ParseNextQboxSize();
      qboxType = ParseNextQboxType();
      if (qboxType == VIDEO_QBOX)
      {
        // count the number of NAL units in the qbox
        nalus = GetNALUInQbox();
        if (videoFIFOEmptiness - qboxSize < 0)
        {
            break;
        }
        if (videoQueueEmptiness - nalus < 0)
        {
            break;
```

```
}
        videoQueueEmptiness -= nalus;
        videoFIFOEmptiness -= qboxSize;
       }
      else if (qboxType == AUDIO_QBOX)
      \{if (audioFIFOEmptiness - qboxSize < 0)
         {
            break;
         }
        if (audioQueueEmptiness == 0)
         {
            break;
         }
        videoQueueEmptiness--;
        videoFIFOEmptiness -= qboxSize;
      }
      // Send Qbox bytes to the codec using qhalbs_write
      // Move to next QBOX by adding qboxSize to the current 
read pointer
}
```
10.6.5 Object ID

The H.264/AAC decoder object ID is 0x2.

10.6.6 State Machine

The AV decoder state machine consists of two parts linked by an IDLE state. The first part is the forward-play state machine and the second part is the reverse-play state machine. The only way to transition between the forward and reverse parts of the state machine is by transitioning to the IDLE state through the STOP command.

States

The decoder object has the following states:

Q_AVD_ST_IDLE: This is the startup state for the decoder, and the target state for the STOP command. No decoding is done in this state and all internal buffers are flushed. Transitions out of this state cause the decoder to restart decoding at the next I-frame. The last decoded frame is output by the video output hardware. The System Host CPU should put the system into an IDLE state for all bitstream discontinuities (such as changing from one file to another), or for switching between forward and reverse playback.

Q_AVD_ST_FLUSH: This state is an intermediate state between a playback state and IDLE. Because sending data to the MG1264 Codec involves hardware flow control, the data pipeline in the MG1264 Codec often needs to be flushed before stopping the bitstream transfer process on the System Host CPU. Once the System Host CPU has sent the FLUSH command it is free to use the STOP command to transition to IDLE.

Q_AVD_ST_FWDPLAY: This state performs continuous audio or video decoding and presentation. Additionally, frame rate and spatial conversion is performed as required if the input stream does not match the current video standard for the AV decoder.

Q_AVD_ST_FWDPAUSE: This state stops the video and audio decoder, and freezes the presentation at the last video and audio frames. No internal buffers are flushed so that a RESUME from the PAUSE state is completely seamless. The AV decoder can enter this state explicitly through the PAUSE command, or it can be entered automatically as part of a SINGLESTEP command once video decode and display are completed.

Q_AVD_ST_FWDSLOW: This state performs audio or video decoding, but at a rate that is slower than real time. Audio is decoded internally, but is muted due to discontinuities. Video frames are presented and deinterlaced (if necessary). Video and audio buffering remains synchronized, allowing for a seamless transition from Q_AVD_ST_FWDSLOW to Q_AVD_ST_FWDPLAY.

Q_AVD_ST_FWDPAUSE_WAIT: This is a temporary state that the decoder occupies from the time a SINGLESTEP command is issued to when the decoder has completed decoding and presenting the next frame. Once the decoding and presentation of this frame is complete, the decoder object automatically transitions to the Q_AVD_ST_FWDPAUSE state.

Q_AVD_ST_FWDIPLAY: This state performs video decoding of I-frames only. This state is used during fast-forward with the System Host CPU sending discontinuous parts of the bitstream. No audio decoding is done in this state, which prevents a seamless transition to the Q_AVD_ST_FWDPLAY state. Instead, the System Host CPU should transition to the other states via the Q_AVD_ST_IDLE state which resets the internal buffers.

Q_AVD_ST_FWDSCAN: This state decodes and displays of every Nth video frame to achieve a smooth fast-forward effect. Audio is decoded internally, but is muted due to discontinuities. Video and audio buffering remains synchronized allowing for a seamless transition from Q_AVD_ST_FWDSLOW to Q_AVD_ST_FWDPLAY.

Q_AVD_ST_BWDPLAY: This state performs continuous video decoding and presentation of frames in reverse order. No audio is decoded or presented in this state.

Q_AVD_ST_BWDPAUSE: This state stops the video decoder and freezes the presentation at the last video frame. No internal buffers are flushed so a RESUME from PAUSE is completely seamless. The AV decoder can enter this state explicitly through the PAUSE command, or automatically as part of a SINGLESTEP command once video decode and display are completed.

Q_AVD_ST_BWDSLOW: This state performs video decoding and presentation, but at a rate that is slower than real time. Video frames are presented and de-interlaced (if necessary).

Q_AVD_ST_BWDPAUSE_WAIT: This is a temporary state that the decoder occupies from the time a SINGLESTEP command is issued to when the decoder has completed decoding and presenting the previous frame. Once the decode and presentation of this frame is complete, the decoder object automatically transitions to the Q_AVD_ST_BWDPAUSE state.

Q_AVD_ST_BWDIPLAY: This state performs video decoding of I-frames only. It is used when performing fast-reverse with the System Host CPU sending discontinuous parts of the bitstream. The System Host CPU should transition to the other states via the Q_AVD_ST_IDLE state which resets the internal buffers.

Q_AVD_ST_BWDSCAN: This state performs video decoding and display of every Nth frame in order to achieve a smooth fast-reverse effect. The host must transition out of this state with a STOP command followed by a frame accurate PLAY.

State Transition Matrices

These matrices show the commands that can transition from one state to another. Note that several transitions are impossible and indicated by $a \left(\right)$ in the cell. Both forward and reverse matrices are shown. No direct state transitions are allowed from a FORWARD state to a REVERSE state, or vice versa. The starting state is shown in the left column, and the destination state is shown along the top row.

Table 10-2 Backward State

10.6.7 Commands

STOP

PLAY

FLUSH

I-FRAME_PLAY

PAUSE

IFRAME_PAUSE

SLOW

STEP

RESUME

SMOOTH_SCAN

SET_AUDIO_STREAM

VIDEO_BUFFER_EMPTINESS

AUDIO_BUFFER_EMPTINESS

10.6.8 Configuration Parameters

These parameters can only be set when the decoder interface object is in the IDLE state and take effect on the next transition out of the IDLE state. The values assigned to the configuration parameters are persistent and are not reset by any state transition. They can only be changed by subsequent configuration commands.

BITSTREAM_TYPE

BITSTREAM_SOURCE

AV_SYNCH_ENABLE

VIDEO_STC_OFFSET

VIDEO_OUTPUT_STANDARD

VIDEO_DECODE_FRAMERATE

INIT_PREBUFFER

10.6.9 Decoder Configuration

The decoder also has a set of double-buffered configuration parameters that are set and then explicitly activated with an activation command. The command used to configure a parameter is Q_AVD_CMD_SET_VIDEO_ENC_PARAM (opcode 19). The command works exactly the same as the global CONFIGURE command except that it uses a different opcode. That is, it takes a list of zero-terminated configuration parameter/value pairs. The encoder configuration is activated using the Q_AVD_CMD_ACTIVATE_VIDEO_ENC_CFG command (opcode 20).

TICKS_PER_FRAME_DEFAULT

10.6.10 Events

Q_AVD_EV_VIDEO_DECODER_ERROR

Q_AVD_EV_AUDIO_DECODER_ERROR

Q_AVD_EV_VIDEO_FRAME_DECODED

Q_AVD_EV_AUDIO_FRAME_DECODED

Q_AVD_EV_VIDEO_PRESENTATION_COMPLETE

Q_AVD_EV_AUDIO_PRESENTATION_COMPLETE

Q_AVD_EV_PAUSE_COMPLETE

Q_AVD_EV_START_VIDEO_PRESENTATION

10.6.11 Status Block

The AV decoder object maintains a status block that can be polled by the System Host CPU at any time. The contents of the block are not synchronized with any event, and there is no indication from the firmware that an update has, or will occur.

```
typedef struct {
  uint32 videoFramesDecoded;
  uint32 audioFramesDecoded; 
  uint32 videoDecoderErrors;
  uint32 audioDecoderErrors;
  uint16 videoBufferEmptiness;
  uint32 videoBufferAccessUnits;
  uint16 audioBufferEmptiness;
  uint32 audioBufferAccessUnits;
  uint32 videoPresentationTime;
  uint32 audioPresentationTime;
  uint32 avsyncVideoDrops;
  uint32 avsyncVideoRepeats;
} AVDecoderStatusBlock;
```
The fields in the status block are valid during audio or video decoding and presentation, and are reset when the AV decoder exits the IDLE state. Therefore, they remain valid after the STOP command has been issued, and represent the state of the AV decoder just prior to the STOP command being processed.

videoFramesDecoded

This field contains the number of video frames decoded since the last PLAY command.

audioFramesDecoded

This field contains the number of audio frames decoded since the last PLAY command.

videoDecoderErrors

This field contains the number of video decoding errors since the last PLAY command.

audioDecoderErrors

This field contains the number of audio decoding errors since the last PLAY command.

videoBufferEmptiness

This field contains the emptiness (total size-fullness) of the video bit buffer.

videoBufferAccessUnits

This field contains the number of available video buffer access units.

audioBufferEmptiness

This field contains the emptiness (total size-fullness) of the audio bit buffer.

audioBufferAccessUnits

This field contains the number of available audio buffer access units.

videoPresentationTime

This field contains the time of the most recently presented video access unit expressed in 90 kHz ticks.

audioPresentationTime

This field contains the time of the most recently presented audio access unit expressed in 90 kHz ticks.

avsyncVideoDrops

This field contains the number of video frames that were dropped (not displayed) due to audio or video synchronization requirements.

avsyncVideoRepeats

This field contains the number of video frames that were repeated due to audio or video synchronization requirements.

10.6.12 Trick Play Techniques

Implementing a complete set of trick play features requires careful system design of the System Host CPU code. The techniques used to implement these features can be divided into four categories:

- 1. ["Forward Smooth Trick Play"](#page-176-1)
- 2: ["I-Frame Trick Play"](#page-177-0)
- 3: ["Reverse Trick Play"](#page-177-1)
- 4: ["Switching Between Forward and Reverse Trick Play"](#page-178-0)

Forward Smooth Trick Play

Implementing forward trick play is the simplest of the four categories since it is most similar to linear playback where the audio or video data is sent to the MG1264 Codec in decode order. The only exception is doing I-frame only scans with jumps and that is dealt with in section ["I-](#page-177-0)[Frame Trick Play" on page 178.](#page-177-0)

Forward trick play modes are pause, singlestep, slow-motion, and scan. In all of these cases, the bitstream data is sent to the MG1264 Codec as if the MG1264 Codec is playing the data at regular speed. However, in trick play, the decoder either drops or repeats frames at various defined intervals in order to achieve the trick play effect. Pause, singlestep, and slow-motion place no additional burden on the System Host CPU since the data is being processed by the MG1264 Codec at a rate slower than real-time. The hardware flow control mechanism ensures that data is sent to the System Host CPU at the required rates, and the System Host CPU can continue to use the same data streaming algorithms that are used for linear playback.

Forward smooth scan is the most difficult of the trick modes since the decoder must drop frames in order to achieve a speed-up. However, since the video bitstream consists entirely of reference pictures (either I-frames or P-frames), the decoder must decode each picture of the GOP. The net effect is that the MG1264 Codec is limited to providing a 4x smooth scan. Also, note that the System Host CPU must be able to deliver the data to the MG1264 Codec at a 4x rate, meaning a 4 Mbit/sec stream is sent at 16 Mbit/sec.

All smooth forward trick play returns to the FWDPLAY state through the RESUME command. Audio or video synchronization is maintained across the trick play boundary without frame drops or repeats. The System Host CPU can go directly to an IDLE state by issuing a STOP command.

Note that the trick play states of SINGLESTEP, FWDSCAN, and FWDSLOW cannot be reached directly from the IDLE state. However, you can do slow and scan from IDLE by issuing a PLAY command followed by the SLOW or SCAN command BEFORE sending any bitstream data. You can perform a SINGLESTEP from IDLE by issuing the PLAY command with the pause trigger set (argument 2).

I-Frame Trick Play

An important limitation of smooth forward and reverse scan is that the System Host CPU must send data to the decoder at a rate equal to the scan rate multiplied by the video bitrate. These data rates from the System Host CPU may not be achievable for moderate-to-high video bitrates, making a 4x smooth scan impossible.

An alternative trick play technique, which is often used in DVD players, is to show I-frames only at the start of a GOP and to jump GOPs. Almost any rate of forward scan can be achieved by changing the jump distance between frames, however, these high rates come at the expense of smoothness.

A slight variation on this technique is to show a small number of frames at the start of the GOP in addition to the I-frame. These extra frames can provide the user with additional context beyond a still frame, and can still achieve high rates of scan.

The decoder state machine does not allow the RESUME command to be used in I-frame trick play to return to linear playback. This is because it is assumed that the System Host CPU is sending discontinuous bitstream data. Therefore, the only way out of I-frame trick play is through the STOP command. Once the STOP command is issued, the internal buffers of the decoder are flushed and playback can begin with the PLAY command.

However, it is important that the System Host CPU does not simply restart playback at the last I-frame sent to the decoder. Because the System Host CPU is sending only I-frames, a tremendous number of frames (and by extension, playback time) will be in the video bit buffer when the STOP command is issued. If data streaming resumed from the same point, the effect to the user would be a very large jump forward in time.

Instead, the System Host CPU should query the decoder for the current presentation time (by reading the *presentationTime* field in the AC decoder status block), and restart playback from the nearest GOP boundary matching that time.

Reverse Trick Play

Reverse trick play presents a challenge for the System Host CPU since it must send GOPs to the decoder in reverse order. Note that the data inside the GOP is sent in the traditional forward direction, it is only the order of the GOPs that must be reversed.

Reversing the order of the GOPs must be done using some type of random access information that the System Host CPU maintains. Typically, this is the random access information found in MP4 files, but can take the form of any metadata that the System Host CPU wishes to store.

No additional signaling is required by the System Host CPU when sending the GOPs in reverse. The System Host CPU must simply send the data in reverse GOP order.

Switching Between Forward and Reverse Trick Play

As can be seen from the State Transition Matrices, the only way to transition between forward and reverse playback is through the IDLE state, which means issuing a STOP command. This restriction makes it somewhat more difficult to implement common user operations such as forward singlestep, followed immediately by reverse singlestep. It is up to the System Host CPU to transition the decoder from IDLE to a trick play state in such a way that the user sees a seamless display of frames with no jumps or extraneous frames being displayed.

Transitioning between forward and reverse trick play requires the System Host CPU to do three general operations. The first step is to issue the STOP command to force the IDLE state. The second operation is to query the current presentation time from the decoder. Note that this presentation time can refer to any type of frame, either I-frame or P-frame. The third step is for the System Host CPU to start trick play in the other direction at the previous frame in the case of a forward to reverse switch, or to the next frame in the case of a reverse to forward switch.

Example: Forward slow-motion to reverse slow-motion proceeded by forward play:

- 1. Host receives user event signaling forward slow-motion
- 2: Host sends SLOW command
- 3: Host receives user event signaling reverse slow
- 4: Host sends the STOP command
- 5: Host reads the current video presentation time by reading the *videoPresentationTime* field in the AV decoder status block.
- 6: Host issues PLAY command indicating reverse direction, the current presentation time and with no pause trigger
- 7: Host issues SLOW command
- 8: Host identifies the byte position of the GOP which contains the current presentation time
- 9: Host sends the data starting at the GOP found in step 8

Example: Forward single-step to reverse single-step proceeded by forward play:

- 1. Host receives user event signaling forward single-step
- 2: Host sends the SINGLESTEP command
- 3: Host waits for and receives the PAUSE_COMPLETE event
- 4: Host receives user event signaling reverse single-step
- 5: Host sends the STOP command
- 6: Host reads the current video presentation time by reading the *videoPresentationTime* field in the AV decoder status block
- 7: Host issues a PLAY command indicating the reverse direction, the current presentation time and with the pause trigger set
- 8: Host identifies the byte position of the GOP that contains the current presentation time
- 9: Host sends the data starting at the GOP identified in step 8.
- 10: Host waits for and receives the PAUSE_COMPLETE event.

Bitstream Indexing

The MG1264 does not perform any indexing for the host code other than signaling in the QBOX header if the frame is an I-frame. It is up to the host to "index" (which typically means store a mapping from GOP number to byte position) the stream as it is recorded, and to send the bitstream in the correct order when being played back. Note that the popular MP4 file formats contains this mapping as part of the file's meta data, automatically making trick play implementation an issue of traversing this mapping and extracting the video data.
10.7 H.264/AAC Encoder Interface Object

10.7.1 Overview

The H.264/AAC encoder interface object is responsible for controlling both the H.264 and the AAC encoders as a combined entity. However, the object is sufficiently flexible to encode video-only or audio-only streams, in both multiplexed and elementary formats.

10.7.2 Logical View of the AV Encoder

An idealized view of the encoder datapath in coprocessor mode is shown in [Figure 10-7.](#page-180-0)

Figure 10-7 Idealized Encoder Datapath

The H.264/AAC encoder object takes in raw audio and video streams and produces a compressed bitstream. The object contains three logical functions

- H.264 Encoding
- AAC Encoding
- Multiplexing.

10.7.3 AV Encoder Features

Real-Time Encoding with Spatial and Temporal Scaling

The MG1264 Codec can perform real-time encode AVC raw video at resolutions of up to 800x600 at 30 frames per second, and scale to a minimum of 144 x 96. It can also encode AAC mono or stereo audio at sampling rates of up to 48 kHz at 16-bits per sample.

In addition, the video input block supports both spatial and temporal scaling. The horizontal or vertical resolutions can be halved independently to support resolutions such as 320x480, 352x480, 720x240, 720x576, 320x240, 352x240, and 352x288. Additionally, the video frame rate can be decimated to arbitrary frame rates, including less than one frame per second.

The minimum picture size that can be encoded is 96 x 96. The resolution can be obtained by either setting the capture rectangle to that resolution, or by scaling a larger capture rectangle to that resolution. See the crop and scaling commands for more information. However, note that

you must use one slice per macroblock row for any horizontal resolution below 128, meaning that pictures that are 112 or 96 pixels wide must use one slice per row. [See](#page-206-0) "VENC SLICES PER FRAME" on page 207. for more information.

Multiple Encoder Operational Profiles

The AVC encoder contains a number of algorithmic "tools" that are used to achieve either higher video quality or lower video bitrates. These tools come pre-configured in three sets of operational profiles. These profiles correspond to low, medium, and high bitrates. Low bitrates are considered to be \leq 1.5 Mbps, medium are 1.5 to 3.5 Mbps, and high is 3.5 Mbps or greater.

Once an operational profile is set, the System Host CPU is free to select any video bitrate. The rate control algorithms in the MG1264 Codec will then use the selected toolset to match these bitrate requirements.

Controlling the Video Bitrate

The encoder allows the System Host CPU to specify an average video bitrate and runs three concurrent algorithms that are used to control the actual bitrate over time. These algorithms are short-term bitrate control, long-term bitrate control, and peak quality control. These algorithms work together to ensure that internal buffers are not overflowed, that the target file size is achieved, and bits are not wasted unnecessarily.

Field or Frame Video Encoding

The video input to the MG1264 Codec can be either progressively-scanned or interlacescanned. In the case of progressive-scanned video, the encoder will produce a video sequence consisting entirely of frame pictures. However, if the video source is interlaced, the encoder will adaptively select between frame or field pictures depending upon the amount of motion in each frame. Adaptively choosing the picture coding type produces an important coding gain. This type of operation is called "Picture Adaptive Field/Frame".

Adaptive Frame Rate

The video rate control firmware module implements an adaptive frame rate algorithm that can be enabled for difficult content. As content gets more difficult, the rate control will typically raise the picture QP (quantization parameter) to meet its bit budget. However, the host can set a maximum QP then, when reached by the rate control, will result in the frame rate being lowered instead to hit the target bitrate. The host can also set a minimum frame rate where if the bit budget still cannot be met at this frame rate, the QP will be raised above the 'maximum'.

Hue/Saturation And Contrast Control

The MG1264 Codec's video input block has the ability to control the hue/saturation and contrast of the incoming video. These operations consist of a scaling and rotation of the chroma pixels in the chroma plane for hue and saturation control, and an arbitrary 256 entry lookup table for performing contrast enhancement.

Hue and Saturation modification are performed by performing by multiplying the 2-element chrominance vector by a 2x2 matrix to produce a new 2-element chrominance vector:

Where S is the saturation (chroma gain, $1.0 = \text{unity gain}$) and θ is the hue rotation angle.

In the VPU, the matrix values are generalized to:

Where Ka, Kb, Kc, and Kd are represented by 2.8 two's complement fixed point numbers. The firmware API allows the setting of the Ka, Kb, Kc, and Kd coefficients.

Text Overlay

The encoder has the ability of superimposing two 24 character strings onto the video prior to encoding. Each string can optionally have a frame counter that automatically increments. The counting range is configurable, allowing for arbitrary frame rates or NTSC drop-frame timecode to be implemented. A 16x16 one-bit-per-pixel font table is supported. A "1" bit in the character indicates that white (or black) is written to the video pixel, a "0" bit leaves the underlying video pixel unchanged.

Motion Alarms

The encoder has the ability to generate alarms depending on the amount of motion in the incoming video. The user can set "regions of interest" that consist of a set of blocks. The alarm is triggered when two thresholds are exceeded. The first threshold is the amount of motion in a block for the block to be considered in motion. The second threshold is the fractional amount of blocks in the region that have to be considered in motion. In this case, motion per block is calculated as the sum of absolute differences with its collocated macroblock in the previous frame divided by the number of pixels in the block.

10.7.4 Overview of the Video Encoding Process

The video encoding consists of a three-stage pipeline. Good understanding of each stage is required to get optimum performance from the encoder, both for quality and for latency.

The first stage is Video Capture. Video Capture refers to the process of taking video from the video input port, processing it and then storing it in memory for subsequent encoding. The codec architecture requires that an entire frame be captured before encoding begins, therefore creating a minimum one frame delay.

The second stage is Video Encoding. Video Encoding refers to the process of compressing the captured video frame into one or more slice NAL units, as well as generating the relevant SEI messages. All of these NAL units are sent to the multiplexer. However, the encoder can operate in a low latency mode in which the encoder and multiplexer send each slice NAL unit to the next pipe stage as soon as possible. If the encoder is configured to use multiple slices per picture this can reduce latency (note that when coding field pictures there are always at least two slices per picture).

At the maximum clock rate, the encoder is configured to use approximately 93% of each frametime (assuming 29.97 fps for NTSC or 25 fps for PAL) so that each frame takes about 30ms to encode. The total latency from capture to encode is therefore one frame time + 30 ms. However, assuming that three slices are used per frame, the latency is one frame time + only 10 ms. The host then overlaps the fetching of the first slice NAL unit with the encoding of the second NAL unit.

The last stage is Multiplexing compressed video and audio into their buffers and coordinating bitstream transfer with the host processor as described in the next section. Multiplexing is done either at the frame level, or the slice level depending on the low latency configuration.

Video Capture

The video capture process it itself pipelined into four stages. The stages are synchronization, crop, scale, and store. When encoding interlaced sequences it is important to take into account the distinction between the temporal ordering and spatial (vertical) ordering of fields. The concept of top and bottom fields only has meaning when referring to vertical ordering. As indicated in [Figure 10-8](#page-184-0) and [Figure 10-9](#page-184-1), top or bottom fields may proceed from different temporal sampling times. It is customary to designate lines as "even" if they belong to evennumbered fields, and "odd" if they belong to odd-numbered fields. This document follows the ITU convention of starting line numbering at one.

The relationship between top/bottom fields when the top field is the older field in time is illustrated in [Figure 10-8.](#page-184-0)

When the bottom field is the older field in time, the relationship is as shown in [Figure 10-9](#page-184-1):

Figure 10-9 Bottom Field First

Synchronization

The first stage in the video capture process is synchronization. This involves identifying the first pixel in the active region of the incoming video. Two key configuration variables affect this operation. The first variable is progressive or interlace interface. Progressive interface refers to the transmission of video data to the MG1264 Codec line by line (as opposed to interlaced where every other line is sent as a top and bottom field). In this mode, the F bit in the ITU-656 embedded sync code is ignored. This mode is the one typically used by CMOS sensors. Note that the maximum clock rate for video input is 40 Mhz.

The second configuration variable is internal or external sync signals. In internal sync, ITU-656 codes (typically referred to as end of active video/start of active video, or EAV/SAV codes) are used to identify horizontal, vertical blanking, as well as top and bottom fields. The ITU-656 specification defines the relative occurrence of vertical synchronization (V) and field identification (F) signals for standard television systems (Figure 9 and Figure 10). Notice from [Figure 10-10](#page-185-0) and [Figure 10-11](#page-185-1) that in the 525-line system (NTSC) the first line (in time) is a bottom field (even line 4); while in the 625-line system (PAL) the first line (in time) is a top field (odd line 1). However, the aforementioned relationship can be changed in external synchronization mode by programming the line on which active video starts for each field.

Figure 10-10Synchronization 525-line System

Figure 10-11 Synchronization 625-line System

A programmable vertical offset identifies the start of active video (the horizontal start of active video is defined by the SAV code). The beginning of active video is the first sample after SAV. There must be at least eight clock cycles between EAV and SAV codes.

When operating in external synchronization mode, the transition of the ITU-656 V signal from 0 to 1 indicates the start of vertical blanking. The value of F during this transition is the field number of the video field that has just ended (see [Figure 10-10](#page-185-0) and [Figure 10-11\)](#page-185-1). The first active lines in this mode are 20 and 283 when operating in the 525-line system; or 23 and 336 when operating in the 625-line system.

When operating in free-run synchronization mode, the first line of each field is programmable, but care should be taken to program these parameters so that the total number of lines in each field is consistent with the external synchronization signals. Furthermore, in free-run mode,

automatic lock mechanism is disabled. For example, there is no attempt made to automatically synchronize to any external signals coming into the MG1264 Codec. In this mode, the starting active video line number can be programmed for each odd or even field independently.

In external sync, there are separate horizontal, vertical, field signals that frame the pixel data, as well as programmable vertical, and horizontal offsets relative to hsync and vsync to identify the start of active video. In the case of interlaced video there are vertical offsets for both the top and bottom fields.

Lastly, a software state-machine ensures that video capture always starts with a top-field in the case of interlaced video. As is discussed later, top/bottom field pairs are captured together as a single frame to allow for a picture-adaptive field/frame coding algorithm to be employed. The sampling clock phase can be inverted in all synchronization modes. This feature is intended for non-standard systems that have a 180 degree phase difference between sampling clock and data.

Once the start of active video has been identified, pixels are sent to the crop stage of the pipeline.

Chroma Adjustments

It is possible to delay the Luma component by one sample time with respect to chroma. This may be necessary in systems that pair the collocated chroma with the even luma samples instead of the pairing indicated in ITU-601. Furthermore, it is possible to swap the order of Cb and Cr components for systems that do not implement the standard CbYCrY signal ordering.

Cropping

The crop operation is specified through the coordinates of the capture rectangle. The capture rectangle is the area of the video frame that is sent to the scaler. The rectangle is defined by a width, height and an (x,y) coordinate relative to the start of active video. Typically the capture rectangle is set to the be full resolution of the input signal (720x480 ω 0x0) but reducing the size of the rectangle and/or moving the origin of the rectangle can crop the video frame to a reduced resolution.

The capture rectangle is controlled through the set of Q_AVE_CMP_VIDEO_IN_CROP_ $*$ configuration parameters. The cropped video is then sent to the scaler stage of the pipeline.

Scaling

Video scaling is controlled through the specification of a scaling rectangle. The codec scales the captured video (as defined by its capture rectangle) to fill the scaling rectangle (Note that the MG1264 Codec hardware only supports downscaling of the capture rectangle). Additionally, 4:2:2 to 4:2:0 color space conversion is performed.

The scaling rectangle is set using the Q_AVE_CMP_VIDEO_IN_DECIMATION_H and Q_AVE_CMP_VIDEO_IN_DECIMATION_V configuration parameters.

There are some hardware constraints relating to scaling. When using vertical filtering and scaling there should be at least three lines of blanking in order to allow internal buffers to initialize properly. The final scaled line width should not exceed 800 pixels.

Storing

Video storage is a straight-forward process of storing the resultant 4:2:0 video frame to memory so that it can be sent to the video encoder.

Video Encoding

There are many variables that control the video encoding process, all of which can be found in the AVEncoder control object's API. However, there are a few key concepts that are identified here.

Entire video frames (which can consist of a top/bottom field pair) are sent to the video encoder. The encoder then decides to code the frame using frame coding or field coding. If the host indicates that the video is progressively scanned (note that this is different from a progressive interface) then the encoder will always use frame coding. However, if the video is identified as interlace scan (again, different from interlace interface) then the encoder will code the image either as a frame or field pair, depending on the amount of motion in the image (note that pure field coding can also be specified). Note that while top/bottom field pairs are always grouped, the encoder can mark the bitstream as being temporally bottom-field first using SEI picture structure messages.

A scene detection algorithm is run on the video frames to determine the picture coding type. If a scene change is detected, the frame is coded as either a P-frame with all intra blocks, or as an I-frame (controlled using the Q_AVE_CMP_VIDEO_ENC_SCENE_CHANGE_ENABLE and Q_AVE_CMP_VIDEO_ENC_SCENE_CHANGE_I_SLICE parameters). Otherwise, the picture coding type is controlled by the frame's position with the GOP (group of pictures) where the first frame is coded as an I-frame (note that for field coding only the top field is coded intra, the bottom field is coded inter).

The picture-level rate control algorithm then determines a base quantizer to use for the frame. The quantizer is selected to ensure bitrate, buffer fullness, and optimized for quality. Once the base quantizer is chosen the encoder starts to compress the frame. A macroblock-level rate control algorithm refines the choice of quantizer to more fully optimize for quality. New slice NAL units are started as specified by the host configuration.

Multiplexing

Multiplexing is the relatively simple operation of sending bitstream to the host as described in the subsequent section.

10.7.5 Receiving Encoded Bitstreams from the Encoder

Bitstream Transfer

The encoder produces a bitstream that is transferred between the firmware and the System Host CPU through commands, events, and memory transfers using the external memory interface in the MG1264 Codec Host Interface. Bitstream data is sent to the MG1264 Codec Host Interface in discrete "bitstream blocks". Each bitstream block contains one access unit or QBox. The firmware maintains a set of bitstream blocks that are managed as a circular queue.

Figure 10-12Circular Buffer Management of Bitstream Blocks

The availability of a new bitstream block is signaled by the BITSTREAM_BLOCK_READY event. In order for the System Host CPU to reduce the event rate, up to 6 bitstream blocks can be sent per event. The number of blocks that are sent per event is set using the AV encoder configuration parameter NUMBLOCKSPEREVENT.

When the encoder fills an event with the required number of bitstream blocks, the firmware signals to the System Host CPU that the new blocks are available through the BITSTREAM_BLOCK_READY event. The event payload contains the number of blocks, the start address of each block, and the size. The event also contains information about the type of bitstream; either AVC elementary video, AVC elementary audio, MP4, or QBox. In the case of QBox data, each bitstream block event can contain a mix of audio and video data. Note that once the System Host CPU has sent the FLUSH command, each bitstream block is sent with its own event (equivalent to setting NUMBLOCKSPEREVENT to 1) to ensure a proper bitstream flush.

When the System Host CPU receives the BITSTREAM_BLOCK_READY event, it must read the bitstream data from the MG1264 Codec memory and transfer it to the System Host CPU's local memory. This is done using the QHAL function *qhalem_read_bytes*. **Do not use the function** *qhalem_read_words* **on bitstream data because that function corrects for endianess.**

Once the System Host CPU is through reading the bitstream data, it must send a command to the firmware to release the memory back to the encoder. This command is the BITSTREAM_BLOCK_DONE command, and has as arguments, the same information in the event (start address and size of the access unit). The firmware interprets the block address and determines if the command is referring to a video or audio block.

As a further optimization for QBox streams, the System Host CPU is only required to issue a BITSTREAM_BLOCK_DONE command for the last block of each type in the event. For example, if there are six blocks in the event consisting of three video blocks and three audio blocks, the System Host CPU can issue only one BITSTREAM_BLOCK_DONE for the last video block, and one BITSTREAM_BLOCK_DONE for the last audio block. This operation

requires the System Host CPU to parse the contents of each QBox to determine if the contents are audio or video, although presumably this is already being done in order to multiplex the bitstream data.

The event, Q_AVE_EV_BITSTREAM_BLOCK_READY, is represented by the following structure:

```
typedef struct
{
      CONTROLOBJECT_IDcontrolObjectId;
      EVENT_IDeventId;
    unsigned inttypeAndNumBlocks;
    unsigned intaddress0;
    unsigned intsize0;
    unsigned intaddress1;
    unsigned intsize1;
    unsigned intaddress2;
    unsigned intsize2;
    unsigned intaddress3;
    unsigned intsize3;
    unsigned intaddress4;
    unsigned intsize4;
    unsigned intaddress5;
    unsigned intsize5;
} STRUCT Q AVE EV BITSTREEAM BLOCK READY;
```
The field *typeAndNumBlocks* consists of two 16-bit fields. The upper 16 bits contain the bitstream type, and the lower 16 bits contain the number of blocks in the event. Bitstream types are the same as the parameter value set in the BITSTREAM_TYPE configuration parameter.

The command Q_AVE_CMD_BITSTREAM_BLOCK_DONE is created by copying the fields *frameAddress* and *frameSize* from the event structure. For example, given a pointer to the event block *event*:

```
COMMAND cmd;
cmd.controlObjectId = AVENCODER_CTRLOBJ_ID;
cmd.opcode = Q AVE CMD BITSTREAM BLOCK DONE;
cmd.arguments[0] = event->frameAddress;
cmd.arguments[1] = event->frameSize;
```
The firmware can optionally pad each elementary stream sample (AVC video frame or AAC raw data block) to 4-byte alignment. This alignment is done using a private SEI NAL unit in the AVC and padding bits in the AAC. Creating a stream with 4-byte alignment can simplify System Host CPU multiplexing on systems that cannot do misaligned transfers on their 16-bit bus.

Bitstream Timing Information

Each video and audio frame is assigned a timestamp using an internal 90 kHz clock starting at time 0. This timestamp is always present in the QBOX header, and can be optionally stored in SEI picture timing messages in the elementary video stream. Additionally, the frame rate is stored in the H.264 VUI. The timestamps are separated by the sample duration, which is the reciprocal of the frame rate expressed in 90 kHz ticks. Because the MG1264 Codec supports variable frame rate, the delta between samples is not necessarily an integer number of frame or field times.

For audio frames, AAC codes 1024 samples per channel. For 24 kHz, this is (1024/24000) * 90000 = 3840 ticks per frame, for 48 kHz it is (1024/48000) * 90000 = 1920, and for 32 kHz it is $(1024/32000) * 9000 = 2880$.

NTSC video frames use timestamps using a frame time of 30000/1001 which is approximately 29.97. In terms of 90 kHz ticks, this is a frame time of 3003 ticks. PAL video frames use 3600 ticks per frame according to their 25 Hz frame rate.

10.7.6 Controlling the Video Bitrate

The MG1264 Codec has two versions of rate control that are optimized for different applications. These applications are storage and streaming. Only one algorithm can run at a time.

Rate Control for Storage Applications

Storage applications are distinguished by two-features. First, storage is finite, and managing the instantaneous bitrate is typically secondary to managing the total file size so as to guarantee a certain record time. Second, the sustained transfer rate of the storage medium is always higher than, and typically much higher than the average bitrate.

In that context, the rate control algorithm's primary goal is to maintain the file size so that it is as within a specified delta of nominal as is possible (as calculated by total time * average bitrate). For example, the host may want the total file size to be nominal ± 2 MBytes. The peak bitrate can be significantly higher than the average bitrate due to the high transfer rate of the storage channel.

The storage rate control algorithm has a decoder startup delay equal to the file size delta divided by the average bitrate. For example, if the average bitrate is 750 kbps and the delta is 1.5 MBytes, then the startup delay is the time required to buffer 1.5 MBytes. In a streaming application where the channel rate is close to the average bitrate then this corresponds to a twosecond latency (1.5 MBytes/750 kbits). However, in storage applications where the sustained transfer rate is typically much higher than the average bitrate, the initial startup delay is much shorter. For example, for a transfer rate of 7.5 Mbps the initial delay is 200 ms. instead of 2 seconds.

Rate Control for Streaming Applications

Streaming applications differ from storage applications in both the speed of the data transfer (where the transfer rate is close to the average bitrate), and the continuous nature of the bitstream. In storage applications, the file is recorded in a "session" and the rate control manages the total size of the stream. In streaming applications, client decoders can start receiving data at any arbitrary I-frame and therefore the buffer state must be managed continuously.

Streaming rate control is implemented using a leaky-bucket model parameterized by the target average video bitrate, the actual video bitrate (the fill rate of the bucket), the speed of the transmit channel (the drain rate of the bucket), and the initial decoder delay (the fullness of the bucket before it starts to drain). Additionally, there is a low-delay mode that, when set, allows the rate control to momentarily underflow (run empty) the bucket with the trade off that subsequent frames must be dropped to allow the buffer to fill again. If low-delay is not set, then the rate control does not allow the buffer to underflow. The rate control manages the video bitrate in such a way that the bucket underflows either never, or as little as possible in a lowdelay mode, and never overflows while maintaining an average bitrate that is close to the target bitrate.

If the transmit channel rate is set higher than the target bitrate, then the long term average bitrate will tend to be larger than the target due to available slack created by the higher transfer rate. In order to generate a stream that has the long term average bitrate that matches the target, the size constraint should be used concurrently with the streaming rate control. The two rate control algorithms can run concurrently and use a voting scheme to ensure that the constraints set by each algorithm are met.

10.7.7 Using the Text Overlay

The encoder has the ability to apply a text overlay to the incoming video, along with an incrementing frame counter (this process is referred to as "burning" in the text to the video). There can only be two strings, each a maximum of 24 characters in length, and each of the strings can have an incrementing frame counter (limited to 0-99 maximum). The MG1264 Codec has no knowledge of the string itself and it is up to the host code to set the string properly.

Setting static strings is very simple and uses a typical set and enable design. However, a common feature is the implementation of a real-time clock with frame counter, which is slightly more complex. A key ability of the text overlay is to generate a "rollover" event each time the frame counter resets back. For example, if the frame counter is configured to count from 0-29, a rollover event will be generated each time it counts from 29 back to 0. Additionally, a string can be set by the host to be displayed by the codec only upon the next rollover.

The combination of these two features allows for an event-driven time display to be done. Specifically, the host is responsible for generating the time string (not including frames) and sending the string to the host each time there is a rollover event. Typically the host queries the current real-time and adds one second (assuming the frame count rolls over each second) and generates a string on the fly.

The API also allows for more sophisticated timings to be generated such as NTSC drop-frame timecode since the start frame number is configurable and not fixed to 0. The host can detect the drop-frame condition (typically each minute that is not divisible by 10) and set the start frame to 2 instead of 0.

10.7.8 Object ID

The H.264/AAC encoder object ID is 0x3.

10.7.9 State Machine

States

The H.264/AAC encoder object has the following states:

- **Q_AVE_ST_IDLE:** This is the startup state for the encoder. When in this state, the encoder is reset such that the first frame it generates will be an I-frame.
- **Q_AVE_ST_ENCODING:** This state performs continuous audio or video encoding with bitstream output to the System Host CPU.
- **Q_AVE_ST_PAUSE:** This state does not reset any of the encoder buffers, but prevents the encoder from creating new bitstream data. When the system returns to the ENCODING state, the first frame will be an I-frame.

• **Q_AVE_ST_FLUSHING:** This state is an intermediate state between Q_AVE_ST_ENCODING and Q_AVE_ST_IDLE. Unlike the decoder, the encoder cannot transition directly to IDLE from a non-IDLE state because the encoded data needs to be flushed. When this state is entered through the FLUSH command, the encoder stops creating new bitstream data. The encoder remains in this state until the System Host CPU acknowledges the receipt of the last bitstream block, after which the encoder automatically transitions to IDLE and sends the Q_AVE_EV_FLUSH_COMPLETE event.

State Transition Matrix

This matrix shows the commands that can be used to transition from one state to another. Note that several transitions are impossible and indicated by a (\rightarrow) in the cell. The starting state is shown in the left column, and the destination state is shown along the top row.

1. This transition happens automatically when the bitstream has been flushed from the internal memory buffers to the System Host CPU.

10.7.10 Commands

FLUSH

RECORD

PAUSE

RESUME

FORCE_NEW_GOP

BURNIN_INSERT_STR

BURNIN_STR_SET

BURNIN_FNUM_SET

BURNIN_FONT_SET

MD_GLOBAL_RESET

MD_GLOBAL_REGION_SET

MD_GLOBAL_REGION_ADD

MD_GLOBAL_REGION_SUB

SET_GAMMA_LUT

SET_VIDEO_ENC_PARAM

ACTIVATE_VIDEO_ENC_CFG

SET_VIDEO_IN_PARAM

ACTIVATE_VIDEO_IN_CFG

SET_VIDEO_RC_PARAM

ACTIVATE_VIDEO_RC_CFG

10.8 Single Buffered Configuration Parameters

These parameters can only be set when the encoder interface object is in an IDLE state and they take effect on the next transition out of the IDLE state. The values assigned to the configuration parameters are persistent and are not reset by any state transition. They can only be changed by subsequent configuration commands. All of these parameters are set using the Q_CMD_OPCODE_CONFIGURE command.

BITSTREAM_TYPE

NUMBLOCKSPEREVENT

INPUT_SELECT

AV_SELECT

PREV_AV_SELECT

VENC_BITRATE

AENC_ BITRATE

VENC_FIELD_CODING

VENC_GOP_SIZE

VENC_OPERATIONAL_MODE

AI_CHANNELS

VIDEO_STC_OFFSET

VIDEO_MUTE

AUDIO_MUTE

VENC_SLICES_PER_FRAME

OUTSAMPLE_ALIGN

10.9 Double-Buffered Video Encoder Parameters

The video encoder has a set of double-buffered parameters that are activated by the Q_AVE_CMD_ACTIVATE_VIDEO_ENC_CFG command. The parameters are doublebuffered because they are used during recording, and multiple parameters may need to be set at one time.

DEBLOCK _ENABLE

DEBLOCK _OFFSET_ALPHA

DEBLOCK _OFFSET_BETA

VUI_TIMING_ENABLE

SEI_PICT_TIMING_ENABLE

SEI_ENC_CFG

SEI_RC_FRAME_STATS

SEI_RC_CALC_STATS

SCENE_CHANGE_ENABLE

SCENE_CHANGE_I_SLICE

SCENE_CHANGE_NEW_GOP

SCENE_CHANGE_PERIOD

10.10 Double-Buffered Video Input Parameters

The video input block has a set of double-buffered parameters which are activated by the Q_AVE_CMD_ACTIVATE_VIDEO_IN_CFG command. The parameters are double-buffered because they ar used during recording and multiple parameters may need to be set at one time.

VIDEO_INPUT_STANDARD

VIDEO_IN_CROP_WIDTH

VIDEO_IN_CROP_HEIGHT

VIDEO_IN_CROP_OFFSET_X

VIDEO_IN_CROP_OFFSET_Y

PROG_SOURCE

VIN_DECIMATION_H

VIN_DECIMATION_V

TICKS_PER_FRAME

TICKS_PER_OUTPUT_FRAME

INT_TO_PROG_SCALE

PIXEL_AR_X

PIXEL_AR_Y

PIXEL_AR_AR_FIXED

FIELD_ORDER

HUE_SAT_CB_KA

HUE_SAT_CB_KB

HUE_SAT_CR_KC

HUE_SAT_CR_KD

10.11 Double-Buffered Video Rate Control Parameters

The video rate control has a set of double-buffered parameters which are activated by the Q_AVE_CMD_ACTIVATE_VIDEO_RC_CFG command. The parameters are doublebuffered as they can be used during record and multiple parameters that may need to be set at one time.

SIZE_ENABLE

SIZE_BIT_TOLERANCE

BUFFER_ENABLE

BUFFER_SIZE_BITS

BUFFER_TRANSFER_RATE_BITS

BUFFER_INITIAL_DELAY

BUFFER_LOW_DELAY_MODE

ADAPTIVE_FRAMERATE_ENABLE

AFR_MAX_QP

AFR_MIN_QP

AFR_SCALING_DENOMINATOR

AFR_SCALING_MIN_NUMERATOR

QP_RANGE_MAX

QP_RANGE_MIN

10.12 Events

Q_AVE_EV_BITSTREAM_BLOCK_READY

Q_AVE_EV_BITSTREAM_FLUSHED

Q_AVE_EV_VIDEO_FRAME_ENCODED

Q_AVE_EV_AUDIO_FRAME_ENCODED

Q_AVE_EV_VIDEO_FRAME_DROP

Q_AVE_EV_VIDEO_FRAME_REPEAT

Q_AVE_EV_BURNIN_ROVER

Q_AVE_EV_VIDEO_MD_ALERT

10.12.1 Average Motion Field

The average motion field contains the average motion in the region multiplied by 1000 (such that 32500 is 32.5) and the number of macroblocks in motion.

10.13 Status Block

The AV encoder objects maintains a status block that can be polled by the System Host CPU at any time. The contents of the block are not synchronized with any event, and there is no indication from the firmware that an update has, or will occur.

```
typedef struct {
    unsigned int videoFramesEncoded;<br>unsigned int videoBufferEmptines
                     videoBufferEmptiness;
     unsigned int videoBufferAccessUnits;
     unsigned int reserved0;
     unsigned int reserved1;
     unsigned int audioFramesEncoded;
     unsigned int audioBufferEmptiness;
     unsigned int audioBufferAccessUnits;
} AVENCODER_STATUS;
```
The fields in the status block are valid during audio or video encoding, and are set when the AV encoder exits the IDLE state. Therefore, they remain valid after the FLUSH command has been issued, and represent the state of the AV encoder just prior to the FLUSH command being processed.

videoFramesEncoded

This field stores the number of video frames encoded since the last RECORD command.

videoBufferEmptiness

This field stores the current emptiness of the compressed video buffer.

videoBufferAccessUnits

This field stores the current number of access units in the compressed video buffer. The number of access units is incremented by one for each video-related BITSTREAM_BLOCK_READY event, and is decremented by one for every video-related BITSTREAM_BLOCK_DONE command.

audioFramesEncoded

This field stores the number of audio frames encoded since the last RECORD command.

audioBufferEmptiness

This field stores the current emptiness of the compressed audio buffer.

audioBufferAccessUnits

This field stores the current number of access units in the compressed audio buffer. The number of access units is incremented by one for each audio-related BITSTREAM_BLOCK_READY event, and is decremented by one for every audio-related BITSTREAM_BLOCK_DONE command.

Chapter 11. Sample Host Code Architecture

There are many design choices that can be made when architecting the host code needed to interface to the MG1264 Codec's firmware API. This chapter discusses the system characteristics that guide these choices.

How many, and how frequent are the events that will be subscribed? The event transfer protocol is fully handshaked and therefore prevents the sending of new events until the current event is processed. If the number of events that need to be handled is relatively small, then the host can wait until each event is completely handled before sending the EVENT_DONE acknowledgement. The theory is that the event processing time is approximately the same time as the interval between events, which results in no event queuing inside the MG1264 Codec memory. However, if there are many events to be examined, also at low latency then the host may have to acknowledge events as it receives them and not wait until they are processed.

Is bitstream storage fast or slow? When recording, the host must read the bitstream from the MG1264 Codec's memory and then store it to a file system. If this process is slow then BITSTREAM_BLOCK_READY processing is very slow.

How responsive does the UI need to be? In order to have a responsive system, the thread that sends commands to the firmware cannot be blocked for long periods of time.

A typical system will have relatively few events and a relatively slow file-system. The system will have relatively few events as only the BITSTREAM_BLOCK_DONE event needs to be subscribed during RECORD, and no events need to be subscribed (except for the VIDEO_DECODER_ERROR and AUDIO_DECODER_ERROR events, but they are rare) during decode. This means that event processing can take quite some time and still not require queuing. However, even though the number of events are low, the processing time for the BITSTREAM_BLOCK_READY event can be long due to the slow file system. This long processing time can result in blocking the UI if the system design is not done carefully.

A suitable architecture can be designed that uses a small number of threads, an interrupt handler and a sendCommand function.

sendCommand function: The sendCommand function is protected by a mutex that forces each command to be sent to the firmware, and the COMMAND_DONE acknowledgement to be received before processing a new command. When invoked, it sends a NEW_COMMAND message to the CommandEventHandler thread.

EventHandler thread: This thread manages the command and event transfer protocol and ensures that no protocol violations are performed. All events are read from this thread, and all commands are sent from this thread. The thread operates in an infinite loop and waits for either a NEW_INTERRUPT message or a NEW_COMMAND message.

BitstreamRecord thread: The BitstreamRecord thread is responsible for writing data to the Flash storage device, and also reading bitstream data from the MG1264 Codec. The input to the thread is a queue of transfer requests. A transfer request instructs the BitstreamRecord thread to read data of a specific size and address from the MG1264 Codec and store it to a file. The queue is written to by the CommandEventHandler thread when it receives a BITSTREAM_BLOCK_READY event during record.

BitstreamPlayback thread: The BitstreamPlayback threads is responsible for reading data from the Flash storage device and sending it to the MG1264 Codec. The input to the thread is a queue of transfer requests. A transfer request instructs the BitstreamPlayback thread to read data from a specific position and size from a file and send it to the MG1264 Codec. The queue is written by the UI thread. Note that for simple playback of an entire file, you do not need a queue of transfer requests, however, when it comes to streaming data which involves seeking in the bitstream (scan I-frame or reverse playback) the queue is helpful for optimizing performance.

UI Thread: The UI thread takes user input and translates it into calls to sendCommand and calls to the bitstream thread.

The complete architecture, along with sample code is described in the following sections. The thread API that is used is POSIX threads (called pthreads). Note that the code is simplified through extensive use of global static variables. A cleaner implementation would make use of object-oriented techniques.

11.1 Common Types and Definitions

These types are used throughout the reference code.

```
// host should always use memory partition 64 to read/write 
memory
#define FWPARTITION 64
enum
{
    FIRST_BLOCK = 1,
    LAST BLOCK = 2,
};
```
These definitions are related to the BitstreamRecord thread. Each BITSTREAM_BLOCK_READY event is translated into a write request for BitstreamThread to use.

```
typedef struct 
{
    int blockType;
    int transfers;
    int address[6];
    int size[6];
} RECORD REQUEST;
#define RECORD QUEUE SIZE 64
#define RECORD_BUFFER_SIZE (32768)
#define RECORD_BUFFER_PAD (4)
```
These definitions are related to the BitstreamPlayback thread.

```
typedef struct 
{
    int blockType;
    int bytePosition;
    int size;
} PLAYBACK_REQUEST;
#define PLAYBACK_QUEUE_SIZE 64
#define PLAYBACK_BUFFER_SIZE (32768)
#define PLAYBACK_BUFFER_PAD (4)
```
11.2 Global Variables

These global variables are used by the command and event thread.

EVENT localEvBlock; pthread id EvThreadId;

These global variables are used by the BitstreamRecord thread.

```
pthread_id bitstreamRecordThreadId;
pthread_mutex_t recordQueueMutex;
pthread cond t recordQueueCv;
int recordQueueFullness;
int recordQueueWrPtr;
int recordQueueRdPtr;
char recordBuffer[RECORD_BUFFER_SIZE +
RECORD_BUFFER_PAD];
```
These global variables are used by the BitstreamPlayback thread.

```
pthread id bitstreamPlaybackThreadId;
pthread mutex t playbackQueueMutex;
pthread cond t playbackQueueCv;
int playbackQueueFullness;
int playbackQueueWrPtr;
int playbackQueueRdPtr;
char playbackBuffer[PLAYBACK_BUFFER_SIZE +
RECORD_BUFFER_PAD];
```
11.3 Initialization

All code is initialized by the call to fwInit. This function initializes all of the global variables and spawns all of the threads except the UI thread. It is assumed that the host application spawns this thread.

```
void fwInit()
{
    // Init command mutex
    pthread mutex init(&sendCommandMutex, NULL);
    hem = qhalem_open(QHALEM_ACCESSTYPE_CMD, 
QHALEM_MODE_LINEAR);
    hmbox ev = qhalmbox open(QHAL MBOX1);
    hmbox cmd = qhalmbox open(QHAL MBOX1);
    // Lock the sendCommandMutex so that first 
    // call blocks in sendCommand
    pthread mutex lock(&sendCommandMutex);
    // Init the BitstreamRecord thread variables
    recordQueueWrPtr = 0;
    recordQueueRdPtr = 0;
    recordQueueFullness = 0;
    pthread mutex init(&recordQueueMutex, NULL);
    pthread cond init(&recordQueueCv, NULL);
    hembs = qhalem_open(QHALEM_ACCESSTYPE_BITSTREAM, 
QHALEM_MODE_LINEAR)
    // Init the BitstreamPlayback thread variables
    playbackQueueWrPtr = 0;
```

```
playbackQueueRdPtr = 0;
    playbackQueueFullness = 0;
    pthread mutex init(&playbackQueueMutex, NULL);
    pthread cond init(&playbackQueueCv, NULL);
    hbs = qhalbs open();
    // spawn command event thread
    pthread create(&cmdEvThreadId, NULL, EvThreadProc, NULL);
    // spawn the bitstream record thread
    pthread_create(&bitstreamRecordThreadId, NULL, bitstream-
RecordThreadProc, NULL);
    // spawn the bitstream playback thread
    pthread_create(&bitstreamPlaybackThreadId, NULL, bit-
streamPlaybackThreadProc, NULL);
}
```
11.4 sendCommand function

This function is executed in the calling thread's context and blocks the calling thread until the command is received by the MG1264 Codec's firmware, and acknowledged with the COMMAND_DONE interrupt. It is protected by a global mutex that serializes the commands, and blocks until the COMMAND_DONE interrupt is received.

```
int sendCommand(COMMAND *cmd)
{
    int rval;
    QHALMBOX_EVENT mbs = QHALMBOX_EVENT_READ;
    // take global mutex
    pthread mutex lock(&sendCommandMutex);
    // copy command to codec memory
    qhalem_write_words(hem, FWPARTITION, cmdBlockAddr, 
          cmd, sizeof(COMMAND)/4);
    // Signal command ready
    qhalmbox write(hmbox cmd, 1);
    // wait for command 
    qhalmbox wait event(hmbox cmd, &mbs);
    // copy the return code and values back to the cmd
    qhalmbox_read_words(hem, FWPARTITION, cmdBlockAddr,
          cmd, sizeof(COMMAND)/4);
    // the return code is return by the function
    rval = cmd->returnCode;
    // unlock global mutex
    pthread mutex unlock(&sendCommandMutex);
    return(rval);
    }
```
11.5 EventHandler Thread

{

The EventHandler thread waits for events through the *qhalmbox_wait_event*() call. When an event is received, the event block is fetched. Bitstream events are sent to the bitstream transfer thread while other events are handled in place.

```
int EvThreadProc(void *arg)
{
    QHALMBOX_EVENT mbs = QHALMBOX_EVENT_READ;
    unsigned int evBlockAddr, evAddr;
    EVENT localEvBlock;
    while (1)
    \{// wait for event ready interrupt
        qhalmbox wait event(hmbox ev, &mbs);
        // read the event pointer
        qhalem_read_words(hem, FWPARTITION, evBlockAddr,
          &evAddr, 1);
        // read the event
        qhalem_read_words(hem, FWPARTITION, evAddr,
          &localEvBlock, sizeof(EVENT)/4);
        // queue bitstream events
        if (localEvBlock.eventId == 
Q_AVE_EV_BITSTREAM_BLOCK_READY)
          RECORD REQUEST rqst;
                  // read # of blocks in this event
          rqst.transfers = localEvBlock.payload[0] & 0xffff;
          for (int i = 0; I < rqst.transfers; i++)
          \{rqst.address = localEvBlock.payload[2*i+1];
            rqst.size = localEvBlock.payload[2*i+2];
          }
          sendRecordRequest(&rqst);
        }
        // handle other events here as needed
        // send EVENT_DONE
        qhalmbox_read(hmbox, &rval);
      }
    }
}
```
11.6 BitstreamRecord thread

The BitstreamRecord thread is responsible for moving data from the MG1264 Codec to the storage device (Flash card). The input to the thread is a queue of data transfer requests. The data transfer request is similar to the BITSTREAM_BLOCK_READY event.

In this example, the BitstreamRecord thread stores a QBOX stream to a file exactly as it is sent by the MG1264 Codec. No parsing or multiplexing of the stream is done in any way. The interface to the thread is the sendRecordRequest function, which writes a transfer request to the queue. The thread reads a request from the queue, reads the data from the MG1264 Codec and stores it to a file. The file is opened or closed based on flags in the request structure that indicate if the request is the first or last block.

11.6.1 Writing a New Record Request to the Queue

The sendRecordRequest function copies in a transfer request to the queue and signals to the bitstream thread that there is a request to be read.

```
int sendRecordRequest (RECORD REQUEST *rqst)
{
    // gain access to the queue
    pthread_mutex_lock(&recordQueueMutex);
    // copy the request to the queue
    bcopy(rqst, &(recordQueue[recordQueueWrPtr]), 
sizeof(RECORD_REQUEST));
    // move the write pointer
    recordQueueWrPtr = recordQueueWrPtr++ % 
RECORD_QUEUE_SIZE;
    // increment the fullness
    recordQueueFullness++;
    // signal the thread
    pthread cond signal(recordQueueCv);
    // unlock queue mutex
    pthread mutex unlock(&recordQueueMutex);
}
```
11.6.2 Reading a New Record Request from the Queue

The getRecordRequest blocks until there is at least one entry in the queue and then copies out a record request from the head of the queue.

```
int getRecordRequest(RECORD_REQUEST *rqst)
{
    // gain access to the queue
    pthread mutex lock(&recordQueueMutex);
    // wait for signal
    while (recordQueueFullness == 0)
    \left\{ \right.pthread cond wait(recordQueueCv, recordQueueMutex);
    }
    // copy the request out of the queue
    bcopy(recordQueue[recordQueueWrPtr], rqst, 
sizeof(RECORD_REQUEST));
    // move the write pointer
    recordQueueRdPtr = recordQueueRdPtr++ % 
RECORD_QUEUE_SIZE;
```

```
// decrement the fullness
recordQueueFullness--;
// unlock queue mutex
pthread mutex unlock(&recordQueueMutex);
```
}

11.6.3 BitstreamRecord Thread Procedure

The bitstream thread procedure is quite simple. It reads a record request from the queue and transfers data from the MG1264 Codec and stores it in a file. The data is read from the MG1264 Codec into a local buffer and then written out from buffer. Multiple reads might be required per transfer request if the size is larger than the buffer size. Once the transfer request is done, a BITSTREAM_BLOCK_DONE is sent to the MG1264 Codec.

```
int bitstreamRecordThreadProc(void *arg)
{
    int fd;
    RECORD REQUEST rqst;
    char filename = "test.qbx";
    COMMAND cmd;
    // init the bitstream block done command
    cmd.opcode = Q AVE CMD BITSTREAM BLOCK DONE;
    cmd.controlObjectId = AVENCODER CTRLOBJ ID;
    while (1)
    {
      // block and wait for something to do
      readRecordRequest(&rqst); 
      // if this is the first block open the file
      if (rqst->blockType | FIRST_BLOCK)
       {
        fd = open(filename, O_CREAT|O_TRUNC|O_WRONLY);
       }
      // transfer the data
      for (i = 0; i < rqst->transfers; i++)
       {
               // prepare for next transfer
        bytesLeft = rqst->size[i];
        currAddr = rqst->address[i];
        bytesWritten = 0;// transfer the data via an internal buffer
        while (bytesLeft != 0)
         {
          // read what is left in the transfer, or the
          // local buffer size, whichever is bigger
          bytesToRead = (bytesLeft > RECORD_BUFFER_SIZE: 
                              RECORD_BUFFER_SIZE? bytesLeft);
          // pad the read out to the nearest 32 bits
          paddedBytesToRead = (bytesToRead + 3) & 0xffffffc;// read the data
          qhalem_read_bytes(hembs, FWPARTITION, recordBuffer, 
paddedBytesToRead);
          // Adjust bytesLeft for next run
          bytesLeft -= bytesToRead;
```
}

```
currAddr += bytesToRead;
    }
    // acknowledge that this block is read
   cmd.arguments[0] = rqst->address[i];
   cmd.arguments[1] = rqst->size[i];
   sendCommand(&cmd);
  }
 // if this is the last block close the file
 if (rqst->blockType | LAST_BLOCK)
  {
   close(fd);
  }
}
```
11.7 BitstreamPlayback thread

The BitstreamPlayback thread is responsible for moving data to the MG1264 Codec from the storage device (Flash card). The input to the thread is a queue of data transfer requests.

In this example, the BitstreamPlayback thread reads a QBOX stream to a file exactly as it is sent by the MG1264 Codec. No parsing or demultiplexing of the stream is done in any way. The interface to the thread is the sendPlaybackRequest function which writes a transfer request to the queue. The thread reads a request from the queue, reads the data from the file and sends it to the MG1264 Codec.

11.7.1 Writing a new playback request to the queue

The sendPlaybackRequest function copies in a transfer request to the queue and signals to the bitstream thread that there is a request to be read. The fields of the playback request have a byte position and size. These are useful when expanding the architecture to include random access, but for linear playback a byte position of -1 indicates that playback should continue from the current position in the stream.

```
int sendPlaybackRequest(PLAYBACK_REQUEST *rqst)
{
    // gain access to the queue
    pthread mutex lock(&playbackQueueMutex);
    // copy the request to the queue
    bcopy(rqst, &(playbackQueue[playbackQueueWrPtr]), 
sizeof(PLAYBACK REQUEST));
    // move the write pointer
    playbackQueueWrPtr = playbackQueueWrPtr++ % 
PLAYBACK_QUEUE_SIZE;
    // increment the fullness
    playbackQueueFullness++;
    // signal the thread
    pthread cond signal(playbackQueueCv);
    // unlock queue mutex
    pthread mutex unlock(&playbackQueueMutex);
}
```
11.7.2 Reading a New Playback Request from the Queue

The getPlaybackRequest blocks until there is at least one entry in the queue and then copies out a record request from the head of the queue.

```
int getPlaybackRequest(PLAYBACK_REQUEST *rqst)
{
    // gain access to the queue
    pthread mutex lock(&playbackQueueMutex);
    // wait for signal
    while (playbackQueueFullness == 0)
    {
      pthread cond wait(playbackQueueCv, playbackQueueMutex);
    }
    // copy the request out of the queue
    bcopy(playbackQueue[playbackQueueWrPtr], rqst, 
sizeof(PLAYBACK REQUEST));
```

```
// move the write pointer
                  playbackQueueRdPtr = playbackQueueRdPtr++ % 
             PLAYBACK_QUEUE_SIZE;
                  // decrement the fullness
                  playbackQueueFullness--;
                  // unlock queue mutex
                  pthread mutex unlock(&playbackQueueMutex);
              }
11.7.3 BitstreamPlayback Thread Procedure
             int bitstreamPlaybackThreadProc(void *arg)
              {
                  int fd;
                  PLAYBACK REQUEST rqst;
                  char filename = "test.qbx";
                  int bytesToRead;
                  int paddedBytesToSend;
                  int bytesLeft;
                  while (1)
                  {
                    // block and wait for something to do
                    readPlaybackRequest(&rqst); 
                    // if this is the first block open the file
                    if (rqst->blockType | FIRST_BLOCK)
                    {
                      fd = open(filename, O_RDONLY);
                    }
                    // set bytes to read, -1 means to end of file
                    bytesLeft = rqst->size;
                    // seek to position
                    lseek(fd, rqst->bytePosition, SEEK_SET);
                    while (bytesLeft > 0)
                    {
                      // read what is left in the transfer, or the
                      // local buffer size, whichever is bigger
                      bytesToRead = (bytesLeft > PLAYBACK_BUFFER_SIZE: 
                                           PLAYBACK BUFFER SIZE? bytesLeft);
                      // read the data
                      bytesRead = read(fd, buffer, bytesToRead);
                      // if end of file get out
                      if (bytesRead == 0)
                      {
                        break;
                      }
                      // We pad to the nearest 32 bits. Since the buffer 
             size
                      // is already aligned to that, the only case where we 
                      // need to pad is at the end. It is ok to send extra 
             data
                      // at the end of the stream.
                      paddedBytesToSend = (bytesToRead+3) & 0xfffffffc;
                      qhalbs_write(hbs, playbackBuffer, paddedBytesToSend);
                      // Adjust bytesLeft for next run
                      bytesLeft -= bytesToRead;
```

```
}
 // if this is the last block close the file
 if (rqst->blockType | LAST_BLOCK)
  {
   close(fd);
  }
}
```
}

11.8 Sample Usage from UI thread

11.8.1 Simple Playback Session

It is assumed that the UI thread has received a request to playback a file from an external source, such as a keypress or IR driver. Playback of a file is as follows.

```
void UI_Play()
{
    COMMAND cmd;
    PLAYBACK REQUEST rqst;
    // put the codec in PLAY state
    cmd.controlObjectId = AVDECODER CTRLOBJ ID;
    cmd.opcode = Q AVD CMD PLAY;
    cmd.arguments[0] = 0; // forward
    cmd.arguments[1] = 0; // start time
    cmd.arguments[2] = 0; // no pause trigger
    sendCommand(&cmd);
    // start data streaming. We are sending whole file as one 
block
    rqst.blockType = FIRST_BLOCK | LAST_BLOCK;
    rqst.size = -1;
    sendPlaybackRequest(&rqst);
}
```
11.8.2 Sample Record Session

It is assumed that the UI thread has received a request to record a file from an external source, such as a keypress or IR driver. Record of a file is as follows. Notice how no communication is needed with the BitstreamRecord thread as it is driven by the CmdEvThread automatically.

```
void UI_Record()
{
      COMMAND cmd;
    cmd.controlObjectId = AVENCODER CTRLOBJ ID;
    cmd.opcode = Q_AVE_CMD_RECORD;
    sendCommand(&cmd);
    }
```
11.9 Missing Features

This sample code is designed to show the basic flow of commands and events. It is not designed to be a complete system and therefore is missing a number of features. Some of these features are:

Stopping playback: The BitstreamPlayback thread has no way to do a fast stop operation.

End of record: The BitstreamRecord thread does not notify the UI that a flush operation has been completed. The thread should check for the LAST_BLOCK flag and then notify the UI when this block is stored to Flash memory.

Reverse playback: The BitstreamPlayback thread has a queue as its interface. In the sample session, only one request is sent per file which makes the queue extraneous. However, a full implementation would send each GOP to the decoder while in reverse play. This parsing could be done in the playback thread itself or outside by a another thread which is parsing the random access data structures for the stream.

Error handling: No error handling is done at all in this implementation.

Appendix A. MG1264 Codec H.264 and AAC Compliance

This appendix explains in detail how the MG1264 Low Power H.264 and AAC Codec for Mobile Devices complies with the H.264, and AAC standards. The subject of compliance is complex, yet manageable when addressed within the context of an application. The key to dealing with compliance is to find the balance between formal specification (including all of the corner cases that accompany all MPEG specifications) and real world implementations where most corner cases do not apply.

Compliance is generally addressed in terms of Profiles and the Tools associated with each Profile. The concept of Level is a further classification in H.264/MPEG, but Level represents specific combination of resolution, frame rate, and bitrate, details more related to performance than functionality.

Figure A-1 H.264 Profiles and Tools

The MG1264 Codec H.264 codec is best described as a Baseline Profile codec (encoder and decoder). Technically, when the MG1264 Codec H.264 Encoder implements Field coding the bitstreams are Main Profile.

A.1 MG1264 Codec Encoder Compliance

Typically, when the subject of compliance is discussed what is meant is decoder compliance. MPEG, by definition, describes the bitstream syntax, and therefore the decoder must adhere to the complete specification to be considered "compliant", and decode any combination of legal syntax.

Encoders are free to implement tools in any way that produces a syntactically correct bitstream. Due to implementation complexity, encoders always use a subset of the available tools, or a subset of the actual implementation of each tool. This is a key point that should not be underestimated because if a decoder will work with only a given encoder, or group of encoders, compliance testing on the decoder side can be simplified substantially.

A.1.1 MG1264 Codec H.264 Encoder Compliance

The MG1264 Codec H.264 Encoder has two modes of operation relative to compliance. These two modes are defined by the use of Frame (progressive) coding or Field (interlaced) coding. When either mode is used, the corresponding bitstreams produced are "compliant" to specific Profiles.

Frame Coding

When Frame (progressive) encoding is used, the MG1264 Codec H.264 Encoder produces streams that are fully compliant with the Baseline, Extended, Main, and High Profiles. Refer to [Figure A-1.](#page-240-0) The MG1264 Codec H.264 Encoder does not implement the following Baseline tools: ASO, FMO, Multiple Reference Frames. All references are limited to the previous Frame. When Frame coding is used, it is accurate and acceptable to describe the associated bitstream as a "Baseline" Profile bitstream. This is because all of the tools used fall completely into the Baseline Profile, and a Baseline-only decoder would be capable of decoding the bitstream.

Field Coding

The only tool outside of the H.264 Baseline Profile that the MG1264 Codec encoder uses is Field (interlace) coding. Field (interlace) coding is typically associated with the Main Profile, although technically it is a part of all Profiles except Baseline.

When Field (interlace) encoding is used, the MG1264 Codec H.264 Encoder produces streams that are fully compliant with the Extended, Main, and High Profiles. Refer to [Figure A-1](#page-240-0) above. When Frame coding is used, it is accurate and acceptable to describe the associated bitstream as a "Main" Profile bitstream. This is because all of the tools used fall completely into the Main Profile, and a strictly Main Profile compliant decoder would be capable of decoding the bitstream. Although the same is true for the Extended Profile, this Profile is not commonly used and if required would be called out specifically to highlight the unique features (switching Slices and Data Partitioning).

It is exceptionally uncommon to implement only a single tool of a Profile, such as only Field coding in the MG1264 Codec. For this reason, Mobilygen typically does not refer to bitstreams

produced with Field coding as Main Profile bitstreams. This is technically inaccurate, but offers a better description of the actual bitstream.

A.2 MG1264 Codec AAC Encoder Compliance

The MG1264 Codec AAC encoder produces bitstreams that are compliant to AAC-LC.

A.2.1 MG1264 Codec Decoder Compliance

The MG1264 Codec H.264 and AAC decoders are capable of decoding any bitstream that the MG1264 Codec encoders produce. Decoder conformance can only be an issue for bitstreams generated by encoders other than the MG1264 Codec.

Having a decoder be generically compliant is very difficult to prove, and most MPEG decoders do not fully achieve this. It is commonplace for applications to apply limits, or use a subset of the full MPEG spec. DVD and the various MDTV standards (ISDB, DVB-H, DMB) are good examples of applications that bounds the limits of the generic MPEG-2 / H.264 spec. Such decoders are designed to support these bounded limits rather than claim generic MPEG-2 / H.264 compliance.

A.2.2 MG1264 Codec H.264 Decoder Compliance

The MG1264 Codec H.264 Decoder can decode any bitstream that the MG1264 Codec H.264 Encoder produces. As previously noted in ["MG1264 Codec H.264 Encoder Compliance" on](#page-241-0) [page 242](#page-241-0) this includes both Frame and Field coding.

The MG1264 Codec decoder is best described as a Baseline decoder, although it does not support all the tools of the Baseline Profile. The following Baseline Tools are not supported: Multiple Reference Frames, ASO, and FMO. These Tools are seldom used in the majority of applications. If the MG1264 Codec decoder encounters bitstreams that contain these Tools, visual errors are produced at the Macro block level that will propagate until the next I-slice is encountered. The MG1264 Codec decoder will continue to decode and will not stop or freeze.

The only Tool that the decoder supports outside of the Baseline Profile is Field coding. Technically this means that the MG1264 Codec H.264 Decoder is capable of decoding some level of Main Profile streams – those that only use the Field coding mode of the Main Profile Tool set. Additionally, the MG1264 Codec decoder also has limitations in the size of motion vectors that can be supported that are dependant on the Horizontal picture size, and the type (Field/Frame) of coding used.

Multiple Reference Frames

The MG1264 Codec decoder supports only a single reference frame (the previous frame). If a bitstream contains multiple reference frames, the MG1264 Codec decoder will map all motion vectors to the previous frame, producing a visual error that will propagate until the next I-Slice.

ASO and FMO

The MG1264 Codec decoder does not support ASO or FMO.

Limited Motion Vector support

The MG1264 Codec decoder can support only a limited range of Motion Vectors (MV). The range is dependant on the Horizontal picture resolution, and the type (Field/Frame) of coding used. If the MG1264 Codec decoder encounters a bitstream with MVs outside the supported

range, the MV will be mapped to the maximum limit producing a visual error that will propagate until the next I-slice.

The following two tables summarize what MV ranges the MG1264 Codec decoder can support:

Horizontal Picture Size	Vertical MV Range	Horizontal MV Range
0 < Hor. Size <= 480	±62	±62
$480 <$ Hor. Size \le 560	$+54$	±62
$560 <$ Hor. Size ≤ 656	±46	±62
656 < Hor. Size <= 784	±38	±62
$784 <$ Hor, Size ≤ 800	+38	±30

Table A-1 MG1264 Codec Motion Vector Range Support for Frame Based Coding

A.3 MG1264 Codec AAC Decoder Compliance

The MG1264 Codec AAC decoder is best described as an AAC-LC Profile decoder. The MG1264 Codec AAC decoder can decode any bitstream that the MG1264 Codec AAC encoder produces. The MG1264 Codec AAC decoder does not support one Tool in the AAC-LC Profile: TNS.

A.3.1 TNS

The MG1264 Codec AAC decoder does not support the TNS Tool in the AAC-LC Profile. The MG1264 Codec AAC decoder firmware performs preemptive bitstream parsing that detects TNS and modifies (removes) the TNS codes before the bitstream reaches the actual decoder block. The result is that TNS is not applied as intended. The audible errors of this parsing workaround are dependant on the content and strength with which TNS was applied by the encoder.

A.3.2 HE-AAC support

HE-AAC support is not listed as a feature of MG1264 Codec. The MG1264 Codec AAC decoder has the ability to render HE-AAC streams by discarding the enhancement (SBR) layer and decoding only the base layer.

Appendix B. Errata to the MG1264 Codec User Manual

This section contains errata regarding the MG1264 Low Power H.264 and AAC Codec for Mobile Devices.

B.1 Phase Lock Loop Restrictions

The maximum frequency for the MG1264 Codec Core Clock is 110 MHz. at worse case conditions. The Core Clock frequency (core_clk) is generated using an internal Phase Lock Loop (PLL) from the clock input on the XIN pin. The Core Clock frequency is calculated using the following equation:

$$
core_clk = XIN \times \frac{M}{X}
$$

where M is set using the PLLFeedBackDivider field and X is set using the PLLOutputDivider field of the PLLDivider register (see [page 75\)](#page-74-0).

However, the MG1264 Codec has a restriction on the relationship between the clock input on the VID_CLK pin (video Input Clock) and the Core Clock. The relationship can best be described as follows: The maximum Core Clock frequency of the MG1264 Codec is one PLL resolution below four times the clock on the VID_CLK pin. (See ["Phase Lock Loop](#page-244-0) [Restrictions" on page 245.](#page-244-0))

For instance, if VID_CLK = 27 MHz, the Core Clock must be less than 4 x 27 MHz (108 MHz.), and 104.625 MHz. is the highest Core Clock frequency below the 4 x 27 MHz (108 MHz.) limit. The equation for generating a 104.625 MHz Core Clock is:

$$
104.625 MHz = 27 MHz \times \frac{31}{8}
$$

Where the M/X ratio of 31/8 meets the requirement of being one PLL resolution below four times the clock on the VID_CLK pin.

B.2 Minimum Picture Size

The minimum picture size that can be encoded is 96 x 96. The resolution can be obtained by either setting the capture rectangle to that resolution, or by scaling a larger capture rectangle to that resolution. See the crop and scaling commands for more information.

However, note that you must use one slice per macroblock row for any horizontal resolution below 128, meaning that pictures that are 112 or 96 pixels wide must use one slice per row.

Revision History

The Revision History table shows recent changes to the document. Please note that the page number refers to the page where the section heading occurs, and that the actual change or changes may be on one or more of the following pages.

Mobilygen Corporation

 2900 Lakeside Drive #100 Santa Clara, CA 95054 Tel: (408) 869-4000 Fax: (408) 980-8044 email: info@mobilygen.com

