

# QorlQ Configuration Suite Tool Introduction APF-ENT-T0579

**Greg Hemstreet** Software Engineering Manager, Processor Expert Team

April 2013

Freescale, the Freescale logo, AltiVec, C-S. CodeTEST, CodeWarnior, ColdFine, ColdFire, C. Ware, the Energy Efficient Solutions logo, Kinetis, mobileGT, PEG, PowerQUICC, Processor Expert, QorlQ, Qoriva, StarCore, Symphony and VoriQa are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airfast, BeeKit, BeeStack, CoreNet, Flexis, Layerscape, MegninyI, MXC, Platform in a Package, CordQ Oonverge, OU/CIC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTMOS, Tower, TurboLink, Vybrid and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2013 Freescale Semiconductor, Inc.

### Promise

- Before you leave today you will
  - Understand why configuration tools will help you
  - Have a basic understanding of what will be available
  - Have undergone a basic walkthrough of the tools
  - Used actual configurations and modified them based on customer requests to configure:
    - RCW pre-boot loader settings
    - DDR memory controller settings
    - Device Trees Linux® hardware device tree settings
    - Data Path graphs configuring the DPAA
  - Know where to get more information



### Agenda

- Explore why a configuration suite is important
- Describe how people get the tools
- Who is using QCS?
- Review each tool
- Pre-boot loader / RCW configuration
- DDR configuration
- Device Tree Editor
- Data Path graphs and configuring the DPAA
- Summary
- Where to get more information...
- Walkthrough Labs backup slides
  - Lab1: Pre-boot loader / RCW Configuration
  - Lab2: DDR configuration
  - Lab3: Device Tree Editor
  - Lab4: Data Path graphs and configuring the DPAA



# Why QorlQ Configuration Suite?

- Configuration of QorIQ processors is increasing in complexity
  - Even more complexity is around the corner
  - We support many, many configuration settings
- Reference manuals are huge and intimidating to new customers
- Configuration problems during board bring-up are HARD and COSTLY
- Learning command line tools requires more training, etc.
- Solution/Strategy to solve these problems:
  - Extensible suite of tools with a common user interface
  - Consolidate into a common tools framework (Processor Expert)
  - Provide new device support aligned with silicon roadmap
  - Add more configuration tools over time
  - Allow customers to add their own configuration tools to extend what we offer ...



# **QorlQ Configuration Suite – Now Available!**

- QorIQ Configuration Suite v2.2 is NOW AVAILABLE!!!
  - Supports all QorIQ and Qorivva devices
  - Works with Eclipse 3.5, Eclipse 3.6, Eclipse 3.7 development tools
    - Pure Java solution for maximum choice of host system support
    - Add-in to CodeWarrior Development Studio for PA, v10.1 or later
  - Available from <u>www.freescale.com/QCS</u> FREE DOWNLOAD\*
- Includes the following four configuration tools all designed to collaborate on consistent configuration:
  - PBL tool to define the Reset Control Word bit values and PBI data for the pre-boot
  - BOOTROM generator for those QorIQ without RCW functionality
  - DDR configuration supports setting the controller to a working state for any DDR
  - Data path graphical view helps to define data path configuration for the DPAA.
  - Hardware Device Tree editor supports references, synchronous GUI and XML editing, node validation based on specification bindings
  - Packaged as a separate product with installer and wizard functionality

\* Must be a QorlQ customer or under QorlQ NDA for download permission

Actual URL is <a href="http://www.freescale.com/webapp/sps/site/prod\_summary.jsp?code=PE\_QORIQ\_SUITE&tid=PEH">http://www.freescale.com/webapp/sps/site/prod\_summary.jsp?code=PE\_QORIQ\_SUITE&tid=PEH</a>




### **Processor Expert for QorlQ – Configuration Suite**

#### Processor Expert - test1/Generated\_Code/PBL1.pbl - Eclipse

#### File Edit Navigate Search Project Run Processor Expert Window Help

\_ @<mark>×</mark>





Freescale, the Freescale logo, AltiVec, C-5, Code TEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, mobileGT, PEG, PowerQUICC, Processor Expert, CortQ, Coriva, StarCore, Symphony and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg, U.2, Set & Tm. Off, Airtast, BeeKit, BeeStack, CoreNet, Flexis, Layerscape, MagniV, MXC, Platform in a Package, QortQ Converge, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTIMOS, Tower, TurbcLink, Vybrid and Xinisia are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of thire respective owners. B 2013 Freescale Semiconductor, Inc.



### What's Different About QorlQ Processor Expert?

- MCUs use Processor Expert to generate source code that is code-size optimized and only includes the minimal functions and operations to support initialization and peripheral drivers
  - Previously, Processor Expert was included in CodeWarrior only
  - Now, Processor Expert plug-ins can be installed into any Eclipse
- Processors uses Processor Expert to generate configuration files used in the creation of a bootstrap typically to either Linux or another OS.
  - Installs as an Eclipse update package (under 20MB)
  - Supports configuration complexity without altering OS / Application software



# Installing Processor Expert for QorlQ

• You need either CodeWarrior for PA 10.1 or later

OR, you download an Eclipse version for free

OR, you use an existing Eclipse workbench you have installed (Wind River, QNX, GNU, etc.)

- Processor Expert for QorIQ Configuration Suite installs using the Eclipse updater's "Add new software..." capability
- The Configuration Suite is 100% pure Java so it should run on any Eclipse 3.5.1 or later host environment (Windows, Linux, Solaris, Mac OS, 32-bit/64-bit, ...)





# **Pre-boot Loader** RCW Configuration Tool

Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, mobileOT, PEG, PowerOUICC, Processor Expert, OarlO, Oariva, StarCore, Symphony and VoriQa are trademarks of Freescale Semiconductor, Inc., Reg, U.S. Pat, & Tm. Off. Airfast, Beekit, BeeStack, CoreNet, Flexis, Layerscape, MagniV, MXC, Platform in a Package, OardQ Oarwerge, OUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTIMOS, Tower, TurboLink, Vybrid and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2013 Freescale Semiconductor, Inc.




### **Pre-boot Loader (RCW) Configuration**

1) • 🔛 🔄   9. •   62 - •   10 11 1 Project Partel 23 💦 😑 🗞   10 17 110	S Component Impector 23	6	📎 *Comp	onent Inspector 🕱		Basic Advanced	Expert 🗢 '
Elization de la composición de la composicinde la composición de la composición de la composición de l	O Properties	r	🛛 Prope	rties Methods	Events		
H Documentation	tome	Value		ities Methods	Events		
E Cerverated_Code	Device # Chip version	PBL 194380 v2.0	Name	Component name		Value PBL1	Details
SoC.pb/	PLL Configuration	1P4680.V210.1					
E Sources	🖃 🍸 SerDes PLL and Protocol Configuration			Device		PBL	PBL
E Configurations	E SRDS_EN [178]	1 - SerDes snabled		PLL Configuration			
14080_v2_0_Cr#	SRDS_PRTCL [128-133] SRDS_RATIO_B1 [136-138]	0x02 - Benk 1: A+4: 000 - 20:1		System PLL			
III 😂 Operating System	u SRDS_DTV_B1 (139-143)			SYS PLL C	G (bits 0-1)	00 - Platform freq/system	
B ( Sec. #5020	SRD6_RATIO_82 [144-146]	000 - 30:1		SYS_PLL_R			
95 90 Sac-P-4080_v2_0	SRDS_DIV_82 [147] SRDS_RATIO_83 (146-150]	0 - Divide by 1 off o 000 - 15:1		Memory Contro		00101 0.1	
Embedded Components     By PBL LIPEL Op/10	9809_017_93 [151]	0 - Divide by 1 off o					
ANT THAT TOWNS	Y SRDS_1PD_01 [152-161]					00 - Lower frequency refe	
	\$R05_JP0_B1-Lane A [152] \$R05_JP0_B1-Lane B [153]	0 -Lane rot powers 0 -Lane not powers		MEM_PLL_F	AT (bits 10	00001 - 1:1 - (sync mode	
	\$100 JPD 81 -Lave C [154]	0-Lane not powere	-	Core Clusters	PLL		
	T SRD5_LPD_B1 - Larte D [155]	0 - Lane not powers		CC1 PLL CF	G	00 - Core cluster PLL 1 ou.	
	\$805_PD_B1-Lane E [156] \$805_PD_B1-Lane F [157]	0 -Lane not prove a		CC1_PLL_R/		01000 - 8:1 Async	
	SRD5 1P0 81 -Lane G [158]	1 - Lane powered di 0 - Lane rot powere		CC2 PLL CF		00 - Core cluster PLL 2 ou.	
	SRD5_1PD_B1 -Late H (159)	0 - Lane not passere	L				
	SRDS_LPD_B1 - Lane 1 [160]	0 - Lane not powere		CC2_PLL_R/		01000 - 8:1 Async	
	SRDS_LPD_B1-Lane J [161] E SRDS LPD B2 [162-165]	0 - Lane not powers	-	Core Complexe	es PLL		
	SRDS_LPD_83 [170-173]			C0_PLL_SEL	.	0000 - CC1 PLL /1	
Components Library 23 🖉 🦉 🖤 🕫 🖸	Hisc. PLI-Related Configuration			C1_PLL_SEL		0000 - CC1 PLL /1	
	Boot Configuration     Configuration			C2_PLL_SEL		0000 - CC1 PLL /1	
Categories Aphabetical Assistant CPUs				C3_PLL_SEL		0000 - CC1 PLL /1	
Component Compone	Success PELLON 33					0000-CCTPLE71	
E 📴 CPU Internal Peripherals	00100000: AA55 AA55 010E 0100 0A02	2000 2000 0000	- T	SERDES PLL and	Protocol		1
Perpheral Initializatio     DOR_Q0/SQ Perpheral	00100010: 1010 0000 0000 0000 0040	SALE OF STORES STORES	<u> </u>				
BL_QuilQ Perpheral	001000201 0000 0000 0000 0000 0000						
	00100030: 0000 0000 0000 0000 0000 0000						
	001000401 0000 0000 0000 0000 0513	IDAD OWAE 322W					



Freescale, the Freescale logo, AtilVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, mobileGT, PEG, PowerQUICC, ProcessorEspert, CortQ, Cortiva, StarCore, Symphony and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg, U. 29. Br. & Tm. Off, Airtast, BeeKl, BeeSlack, CoreNet, Flexis, Layerscape, MegniV, MXC, Platform in a Package, OorlQ Converge, QUICC Engine, Ready Play, SafeAssure logo, SMARTIMOS, Tower, TurbcLink, Vlyhid and Xinsic: are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. 2013 Freescale Semiconductor, Inc.

### Pre-boot Loader standard component interface







# **DDR Configuration** DDR Configuration Tool

Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire, C-Ware, the Energy Efficient Solutions logo, Kinetis, mobileGT, PEG, PowerQUICC, Processor Expert, QorlQ, Qoriva, StarCore, Symphony and VoriQa are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat, & Tm. Off. Airfast, Beekit, BeeStack, CoreNet, Flexis, Layerscape, MagniV, MXC, Platrom in a Package, Cond Qonverge, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTMOS, Tower, TurbuLink, Vybrid and Xtinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2013 Freescale Semiconductor, Inc.




### **DDR Configuration**

And and the set of the	teel mile tee		18.5			
	O Constituent (		The states have a real			
A Lot many	1		Die Billio Barrier			
8 G-Organitation	- Augurer	19427	1000 T 201			
· Cr General Lati	The second se	TOPI T				
<ul> <li>B an instant</li> <li>B (F) to sense from how</li> </ul>	00/Tem	009.1				
In the Configuration	Rationale OR-Despfore Reg	111110-010	( )		_	_
B HARD-LUUM H Ge Severa System	BDBAH Lawind Configuration	and the second s	📎 *Component Inspector 🛛	Basic A	dvanced Expert 🏱	
	A DOM MARKET Cardenal Configurations (DAR, SBMAY, (DK)				· · · · · · · · · · · · · · · · · · ·	_
* CHARLOUN	<ul> <li>DOI: 101607 (antext Cardigaretine 20078, 101647, CPC, 2)</li> <li>DOI: 2016070 (antext Cardigaretine 20078, 20, 0071)</li> </ul>		Properties			
1 (2) 1/3w/Add (Selaments (2) 194,1456, (2v10)	Break 20 Colorates	78.6	r iopenies			
Company Contra	PUB-20 Californian Tala General Canadian Full Californian Treat	F12 marks	Name	Value	Details	Т
	Hereie Garotext their classester free	11 00 00 00				_
	1 State Write Landshop Caminal (SER, MIRCH, CH15)		Device	DDR1	DDR1	
	<ol> <li>Setter Training Cardige Offices</li> <li>SINE MERCH Training Cardige relieve &amp; (107/006, 101, 3)</li> </ol>		DDR Type	DDB 3		T
	a son sonar favory Longardon (1737006, 195, 3)					⊢
	<ul> <li>DOI 101000 Teneng Configuration 2 (121000, 115, 2)</li> <li>DOI 101000 Teneng Configuration 3 (12100, CPL 3)</li> </ul>		Bus mode	32-bit bus		
	Carena aligant	Louisiant planet with at the	DDR Data Rate [Hz]	1066000 D	DDR Data Rate is	Т
	External VEX.0 (States & Not Mail Sense)	74,00				+
	Annual design the Automation of the species (Harvarder)	ion shall free Deerg Config	📃 🖃 SDRAM Control Configuration			
termenter and the second second	The second langement for series (the second transferred langement) for series (the second	Las hold from Herey Carly Rent Langth ( Lobale	DDR SDRAM Control Cont	ii ii		
mines (Menning Seeme 1993	white do unlike turners of the series drag select	Auto Lange Coloma	SDRAM self refresh is enab	J. TRUE		$^{+}$
Organist 10paint 1	Contracting and free	\$11 meter				┾
III BC 2012 March Facebook D Sci Pergine of Detailership	2marte 107 an	falad (mail sales) - his	Enable ECC (Error Checking	g FALSE		
THINK THINK	Paul 30 (87 167 Vice la 107 0a	1 mailer V mailer	Type of DIMM	Registered DIMMs		Т
(a) (0,010) (0,000)	Non a con cel	1.000 M		-		+
	MiAAN Hade Louisgentians	120	Enable dynamic power mar	IA FALSE		
	<ul> <li>SOR SERVE Hade Configuration (ORK, BIRARE, FROM).</li> <li>EXample and</li> </ul>		Beat burst mode	4 beat burst		
	Translet Shift taxe	1000	Timing mode	1T Timing		+
	2 006 Siddet Finite 2 Configuration (008, SMain, MON, 2) Collected 20001 costs 1	-				+
	Crement (Main room )	1000	Bank interleaving control	No external memory banks are		
	<ul> <li>200 TXRADI Plada / Configuration 2008, 509449, 14028, 21</li> <li>200 S26401 Plada / Configuration 2008, 506449, 14028, 50</li> </ul>		1/0 Driver Impedance	Full Strength		Т
	E DER HERbit-Heile & Configeration-State, 458444, 19328, 31		· · ·	-		+
	<ol> <li>DOB Blikken Plack &amp; Configuration 2018, Splitein HOOC 40</li> <li>DOB BDRAM Texts / Configuration 2018, 201841, HOOK 71</li> </ol>		Support concurent auto-pre			
	in the state that a configuration that states at		DDR SDRAM Control Cont	i .		
	Rectinitiateday		DLL Reset	TRUE		+
						┿
			DQS Configuration	Use true DQS signals		
			ODT Configuration	Never assert ODT to internal IOs	8	
			Number of posted refreshes	1 refresh is issued at a time		
			Use guad-ranked DIMM	TRUE		T

- Eclipse-based GUI tool which performs configuration of DDR for QorIQ devices. The configurable parameters are consistent with the JEDEC standard and also with vendor-specific information
- GUI configuration is validated for consistency and meaningful errors/warnings are displayed
- Tool's output is: C file containing memory registers values, CodeWarrior TCL initialization file, uBoot initialization file
- It is integrated into the configuration suite for QorIQ devices



# DDR Wizard: Basic Configuration Mode – Custom Configuration





Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, mobileGT, PEG, PowerQUICC, Processor Expert, Qorld, Qorivva, StarCore, Symphony and VortiQa are trademarks of Freescale Semiconductor, Inc, Reg, U.S. Pat, & Tm. Off. Alrfast, BeeKit, BeeStack, CoreNet, Flexis, Layerscape, MagnV, MXC, Platform in a Package, QorlQ Qonverge, QUICC Engine, Ready Play, SafeAssure, Ibe SafeAssure logo, SMARTMOS, Tower, TurboLink, Vjord and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2013 Freescale Semiconductor, Inc.

### **DDR Wizard: Basic Configuration Mode – Presets**

Auto configuration mode

Configure: 1st DDI	R Controller	•		
Configuration mo				
	m memory file			
DDR Controller		DRAM Settings		
Туре	DDR 3 👻	DRAM Configuration 1Gb: 256Mb x4 💌		
Data Rate	1333 MT/s 🔻	Speed Rating 1333 MT/s 🔻		
Ranks	1 -	Registered DIMM	=	
Data Bus width	32 bits 👻	Mirrored DIMM		
CAS# Latency (tCl	L) 9 clocks 👻	Quad-Ranked DIMM		
tRP/tRCD	13.5 ns 🔻			
ECC Enabled				
Presets				
Save		Open Presets Folder		
O Load	Elpida - DDR3 - PC106	00 - 2GB - (9-7-7-20)		
	Elpida - DDR3 - PC106 Samsung - DDR3 - PC	00 - 2GB - (9-7-7-20) 10600 - 2GB - (9-9-9-24)		Load a
	Hynix - DDR3 - PC106 Flixir - DDR3 - PC1060			preset
E	Hynix - DDR3 - PC106 Elixir - DDR3 - PC1060 Nanya - DDR3 - PC106	) - 2GB - (9-9-9-24)		preset



Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, mobileGT, PEG, PowerQUICC, Processor Expert, CortQ, Oorivva, StarCore, Symphony and VortiQa are trademarks of Freescale Semiconductor, Inc., Rej, U. S. Pat. & Tm. Off. Airfast, Beekli, BeeStack, CoreNet, Flexis, Layerscape, MagniV, MXC, Platform in a Package, OorlQ Qonverge, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTIMOS, Tower, TurboLink, Vybrid and Kitrisia care trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. 2013 Freescale Semiconductor, Inc.

### **DDR Wizard: Import Memory Dump Mode**

	New QorIQ Configuration Project
	DDR Configuration
	Configured device P5020
Import from memory dump (various formats)	Configure: 1st DDR Controller Configuration mode Auto configuration Import from memory file Import from file Imput file C:\Users\cionesc1\Desktop\ddr_mem_dump.txt.txt Browse File format S-Record C Endian mode Default (Big Endian) C Addressable Size 1 byte C Beginning memory address: read from memory dump file 1st DDR Controller memory address: FE008000 V Use default Import from a memory dump file the register values for the ddr controller. Import configuration should be done individual for each DDR controller.
	(?) Finish Cancel
	Finish Cancel



Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, mobileGT, PEG, PowerQUICC, Processor Expert, OarlQ, Qorivva, StarCore, Symphony and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg, U.S. Pat, & Tm. Off. Airlast, BeeKit, BeeStack, CoreNet, Flexis, Layerscape, MegniV, MXC, Platform in a Package, QorlQ Qonverge, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTMOS, Tower, TurbcLink, Vybrid and Xtrinsia are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2013 Freescale Semiconductor, Inc.

### **DDR Wizard: Import Memory Dump Mode**

	New QorIQ Configuration Project
	DDR Configuration
	8 File or folder not specified
Error notifications	<ul> <li>File or folder not specified</li> <li>Configure: Ist DDR Controller</li> <li>Configuration mode</li> <li>Auto configuration</li> <li>Import from memory file</li> <li>Import File or folder not specified</li> <li>Input file</li> <li>File format</li> <li>S-Record</li> <li>Endian mode</li> <li>Default (Big Endian)</li> <li>Addressable Size</li> <li>I byte</li> <li>Beginning memory address</li> <li>read from memory dump file</li> <li>Ist DDR Controller memory dump file the register values for the ddr controller. Import configuration should be done individual for each DDR controller.</li> </ul>
	Einish Cancel



Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, mobileGT, PEG, PowerQUICC, Processor Expert, QonQ, Qorivva, StarCore, Symphony and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg, U.S. Pat, & Tm. Off. Alrfast, BeeKI, BeeStack, CoreNet, Flexis, Layerscape, MagnV, MXC, Platform in a Package, QorIQ Qonverge, QUICC Engine, Ready Play, SafeAssure, Ibe SafeAssure logo, SMARTMOS, Tower, TurbcLink, Vjbrid and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2013 Freescale Semiconductor, Inc.



# **Device Tree Editor** Hardware Device Tree Tool

Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, mobileOT, PEG, PowerOUICC, Processor Expert, OarlO, Oariva, StarCore, Symphony and VoriQa are trademarks of Freescale Semiconductor, Inc., Reg, U.S. Pat, & Tm. Off. Airfast, Beekit, BeeStack, CoreNet, Flexis, Layerscape, MagniV, MXC, Platform in a Package, OardQ Oarwerge, OUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTIMOS, Tower, TurboLink, Vybrid and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2013 Freescale Semiconductor, Inc.




### Hardware Device Tree Workflow

E New God Q Configuration Project	131
Device Tree Configuration Discus Derits Tree Configuration	
felet story	
Dagent configuration from an ecology device treat file EUter default device from configuration	
Obinty unitge don	
	1.4
Line a default dentes free No for the docum SoC.	
Celadi deven trus He p40502-adjaaade Source CRAA-506-20111026	

#### **Configure Component**

N/DeviceTree	60618	
= device-tree	A 44 4	1 4 2 10
ahates		
iii cous		
E COUR ?		5
	o 💢 Delete node	
16 spu2: #	D Rename node	
iii cpu3: P iii: cpu4: P	o 🚱 Refresh	
E cpu5: P E cpu6: P	o 💷 Expand	
epu7: P node1	o 🔁 Collapse	1
memory		
ili bnan-porta	(s@ff4000000	
	estf4200000	
i eac: soci@f		
rapidio01 ra	pidio@ffe0c0000	

#### **Generate Code**



#### Select Component


Checranic E & O	C C C Corporate Inspector II
- MF 14	impeastee
ill Chargemethation	0 C (8 Pa in
Converted_Cable     C	Brivierton     deper
Die Um trebenhalt Company of A	E gali PowerC, 400000 Stype MACentorities Compared for Machines Joine Vess Ministry Hennoy



	General information The sector describes give a information de     Bess: quala Press;20, et20085 Peertix Tame: 04-100      Properties The sector describes information about the     Sector describes information about the     Sector describes information about the     Sector describes information about the     Sector describes information about the     Sector describes information about the     Sector describes information about the     Sector describes information about the     Sector describes information about the     Sector describes information about the     Sector describes information about the
Letti beffer sonigti      Ne     Tor state of the server is the accession lage to     control to server     Tor server.     Tor server.     Tor server.	
Deventue Jokakitus	

#### Compile DTS

#!/bin/bash dtc -f -b 0 -p 0x8000 -R 8 -I dts -0 dtb \$1.dts



Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, mobileGT, PEG, PowerQUICC, Processor Expert, QorlQ, Qorivva, StarCore, Symphony and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat, & Tm. Off, Airfast, BeeKit, BeeStack, CoreNet, Flexis, Laverscaee, MaoniV, MXC, Platform in a Packaee, QorIQ Qonverge, QUICC Engine, Ready Play, SafeAssure the SafeAssure logo, SMARTINOS, Tower, TurboLink, Wbrid and Attrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2013 Freescale Semiconductor, Inc.

### **Explorer Tree View**

- Operations on nodes
  - Go back / forward
  - Expand/collapse
  - Ascending/descen ding sort
  - Insert node
  - Delete node
  - Rename node
  - Other operations
  - Import device tree
  - Include device tree
  - Validate device tree
  - Search in device tree

🚵 🖬 🖄 😓 🗇 🖽 🗔 🎼	Device Tree Properties Interrupts			
ce Tree Nodes; DT1	soc			
- device-tree			W	
aliases	✓ General information		B	
· · · · · · · · · · · · · · · · · · ·		<ul> <li>Documentation</li> </ul>		
	This section describes general infor	mation about the selected node	This node is used to repres	
	Name: soc: soc@ffe0000	00	present if the processor is a Press F1 for more details.	
	Parent: device-tree			
	Lines: 513-1420			
- corenet K Delete node Delete			3	
			25	
	<ul> <li>Properties</li> </ul>			
	This section describes information a	bout the selected node's properties		
corenet-	- 4 🗶			
iommu@ 🕞 Expand				
mpic: pic 🔤 Collapse	Name	Value		
	#address-cells	1		
-4- msi2: msi@41a00	#size-cells	1		
guts: global-utilities@e0000	device_type	50C		
	compatible	simple-bus	1000	
	ranges	f fe000000 0 1000	) f fe000000 1000000	
	reg	1 1000000 0 1000	5	
serdes: serdes@ea000				
⊞				
🗄 🌁 – dma1: dma@101300 👘 🧓				



### **Search Capability**

a second and a second				inte	errupt-parent = <.smplc>j
11 11 12 (P <= 12 (E = 1)	1 Device Tree Properties Interrupts			22	
Device Tree Nodes: DT1	aliases		^	23= ali	ases (
#- device-tree	anases			2.9	ccar = &soci
- alases				25	desr = &desr
B que	- General information		- Di	26	ethernet0 = senet0;
iii cpus iii cpu0: PowerPC,eS00mc@0	5 105 10 10 10 10 10 10 10 10 10 10 10 10 10		1.5.7.7.1	27	ethernet1 = denet1:
	This section describes general inform	mation about the selected no	de A	28	ethernet2 = Senet2;
epul: PowerPC,e500mc@1	Name: allases		Pc	29	ethernet3 = senet3;
	Parent: device-tree			30	ethernet4 = cenet4:
	Statistics (2002/200) conserved			31	ethernet5 = Senet5;
(ii) *- cpu3: PowerPC,e500nc@3	Lines: 23-101			32	ethernet6 = Senet6;
iii - cpu4: PowerPC,eS00mc@4				23	ethernet7 = &enet7:
B *- cpu5: PowerPC,e500mc@5	+ Properties			34	ethernet8 = Senet8;
epu6: PowerPC,eS00mc@6			12	35	ethernet9 = &enet9
iii *- cpu?: PowerPC,e500mc@7	This section describes information a	pout the selected hode's prop	perces	36	serial0 = certal0;
I desr: desr@f00000000	÷ ×			\$ 37	serial1 = (serial);
😸 - bman-portals@ff4000000	100			÷ 30	serial2 - (serial2)
# 4- gman-portals@ff4200000 # 4- soc: soc@ffe000000	Name	Value		\$ 39	serial3 = cmerial3;
	ccar	300		40	pc10 = spc10;
iii	dest	dear		41	pcil = (pcil)
In the localbus@ffe124000	ethernet0	enet0		42	pci2 = spci2;
# - pci0: pcie@ffe200000	ethernet1	enetI		43	uab0 = cusb0;
# - pcil: pcie@ffe201000	ethernet2	enet2			
<ul> <li>*- pcl2: pde@ffe202000</li> <li>*- memory</li> </ul>	ethernet3	enet3	Search		
i≇ ≁ fsLdpse	ethernet4	enet4			
us rsijdpise	ethernet5	enet.5	Remote Search	W File Search W Ta	ask Search 💱 CIC++ Search 💖 Device Tree Search 🛛
	ethernet6	enető	Containing text:	1977-001 1997-001 1997-001 1997-00	
Pervice tree Include tree	<		1001		
Problems 🖾 Console 🦂 Search 🕄			And the second s	based on some criteria	
			COLUMN STREET,	based on some criteria	
enal' - 20 matches in working set 'prj' (* .dts,			Options		
DTIMWDeviceTree.dts (20 mm DTIMWDeviceTree.dts (20 mm DTIMWDeviceTree.dts (20 mm)	(cnes)		Case sensitive		
37 seriali = 8seriali;			Whale word		
⇒ 30 seriel2 = 0seriel2;			Regular express	sion	
<ul> <li>30 serial3 = operial3;</li> </ul>				and the second	
<ul> <li>953. serial0: serial@11c50</li> </ul>	aa (		Select zero, one or m	nore options	
955 device_type = "serie	20.4		Scope		
<ul> <li>962 serial1: serial@11c60</li> </ul>	- 72 ·		O Workspace	Selected resources	C Enclosing protects
964 device type = "period			• Working set:	100	Groose
A LET OF THE TANK TANK - MILL	5.45		Continenty sets	pri	Croose
	d - Conta				
	define				
		et			
	define working s	et	(?) Customize	1	Search Cance



Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, mobileGT, PEG, PowerQUICC, Processor Expert, ContO, Coniva, StarCore, Symphony and VortiQa are trademarks of Freescale Semiconductor, Inc. Reg, U. S. Pat. 8 Tm. Off. Alriast, BeeKita, BeeStark, CoreNet, Flexis, Layerscape, MagniV, MXC, Piatform in a Package, ContQ Converge, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTMOS, Tower, TurboLink, Vjbrid and Xinnsic are trademarks of Freescale Semiconductor, Inc. Rat, Orthor Dorduct or service names are the property of their respective owners. © 2013 Freescale Semiconductor, Inc.

### **Device Tree Bindings**


• Each node has a "binding" representing its schema. It describes what properties are optional or required and what each means.

	Device Tree Properties Interrup	ots		👔 陷 Contents 💖 Search 📽 Related Topics 💷 Bookmarks
vice Tree Nodes: DT1	dma0		<u>~</u>	Index
corenet-cf@18000			<u>v</u>	
	<ul> <li>✓ General information</li> <li>This section describes general</li> <li>Name: dma0: dma0100</li> <li>Parent: soc: soc0ffe0</li> <li>Lines: 1547-1582</li> </ul>		Documentation     Direct Memory Access c     Press F1 for more detai	Properties #address-cells Required: yes Value type: CELLLIST
guts: global-utilities@e0000     pins: global-utilities@e0e00     clockgen: global-utilities@e1000     rcpm: global-utilities@e2000     sfp: sfp@e8000	Properties     This section describes informat	ion about the selected node's properties	9.	Constraints: not defined Description: This property may be used in any device node that has children in the device tree hierarchy and describes how child device nodes should be addressed. It defines the number of
<ul> <li>serdes: serdes@ea000</li> <li>dma0: dma@100300</li> <li>dma1: dma@101300</li> <li>sdhc: sdhc@114000</li> <li>i2c@118000</li> </ul>	Name #address-cells #size-cells compatible	Value 1 1 fsl,eloplus-dma		should be addressed. It defines the humber of <u32> cells used to encode the address field in a child node's "reg" property. If missing, a client program should assume a default value of 2.</u32>
	≜reg ≜ranges	100300 4 0 100100 200		#size-cells
i2c@119100 serial0: serial@11c500 serial1: serial@11c600 serial2: serial@11d500 serial3: serial@11d600 gpio0: gpio@130000 sec_mon: sec_mon@314000 pme: pme@316000 qman: qman@318000	cell Property: cell-inde Type: U32 Description: The cell-ind portal.	<b>x</b> lex property is the hardware index of the		Required: yes Value type: CELLLIST Constraints: not defined Description: This property may be used in any device node that has children in the device tree hierarchy and describes how child device nodes should be addressed. It defines the number of <u32> cells used to encode the size field in a child</u32>
ce tree Include tree			×	node's "reg" property. If missing, a client program should assume a default value of 1.



### **Device trees inclusion**


- The Include tree allows easy navigation among device tree fragments (dts, dtsi).
- Hovering support for properties and nodes: a tool-tip appears displaying their initial locations.
- Hyperlink detection for /include/ declarations and device tree references (Ctrl + left click).





### Interrupts tree

- The Interrupts tree represents the hierarchy and routing of interrupts in the platform hardware.
- The left side displays the actual representation of the Interrupt tree starting from the root interrupt controller.
- The right side displays the interrupts sources for the selected device tree node.





### Memory Map view

- Any hw device tree can be seen as a representation of different Local Access Windows (LAW).
- Each LAW maps to a specified target interface, such as DDR Controller, Localbus, PCI Express, etc.
- Each device tree node having reg and ranges properties defines a memory range inside/outside Configuration Control and Status Register (CCSR) space area.
- The Memory Map view pops-up automatically when a device tree component is selected inside Component Inspector view.








### **Device tree views synchronization**

- Device tree views
  - GUI <=> text editor symmetry
  - Memory map view => GUI editor symmetry
  - Modifications are reflected in all editors








# **DPAA Configuration** Data Path Graphing Tool

Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire, C-Ware, the Energy Efficient Solutions logo, Kinetis, mobileGT, PEG, PowerQUICC, Processor Expert, QorlQ, Qoriva, StarCore, Symphony and VoriQa are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat, & Tm. Off. Airfast, Beekit, BeeStack, CoreNet, Flexis, Layerscape, MagniV, MXC, Platrom in a Package, Cond Qonverge, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTMOS, Tower, TurbuLink, Vybrid and Xtinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2013 Freescale Semiconductor, Inc.



### **DPAA Overview**

- DPAA (Data Path Acceleration Architecture), provides the infrastructure to pass packets to/from cores, hardware accelerators and network interfaces
- The architecture contains several hardware components
  - Frame Manager (FM)
  - Buffer Manager (BM)
  - Queue Manager (QM)
  - HW accelerators: Security (SEC), Pattern Matching Engine (PME)
- Each hardware component is performing specific operations on the incoming/outgoing frames
  - BM Manages data storage buffer pools. Is a shared resource among cores, network interfaces, and HW accelerators
  - FM supports in-line/off-line packet parsing and initial classification. It enables policing and flow and QoS based packet distribution to the cores
  - QM Manages the queuing of data between cores, network interfaces, and HW accelerators
  - SEC provides cryptographic acceleration
  - PME high performance hardware pattern matching functionality






Freescale, the Freescale logo, AltiVec, C-5, Code TEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, mobileGT, PEG, PowerQUICC, Processor Expert, CortQ, Coriva, StarCore, Symphony and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg, U.S. Pat, & Tm. Off, Alritast, BeeKit, BeeSlack, CoreNet, Flexis, Layerscape, MagniV, MXC, Platform in a Package, QortQ Converge, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTINOS, Tower, TurbcLink, Vlyhid and Xinisia are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of thire respective owners. © 2013 Freescale Semiconductor, Inc.

### **QCS DPAA Component Overview**

- Flowchart representation of DPAA component is a software solution intended to ease creation of complex DPAA configurations
- Have an intuitive graphical representation
- Easy to understand the overall architecture as well as individual DPAA components
- QCS integrated component designed to ease DPAA configuration for QorlQ devices
- Interactive and user friendly interface in order to provide the best user experience
- Allows customers to easily translate their own data flow into a valid driver configuration
- Designed to deal with complex DPAA user scenarios





<?xml version="1.0" encoding="utf-8" ?> <dpc xmlns:xi="http://www.w3.org/2001/Xinclude"> <cfgdata> sconfig> <engine name="fm0"> sport type="1G" number="0" policy="L2TPv3" portid="0x0"/> <port type="1G" number="3" policy="UDP" portid="0x0"/> «/engine> <engine name="fm1"/> </config> «/cfgdata> <netpcd> distribution name="Pass-through"> <queue count+\*16" base+\*0x85"/> </distribution> <distribution name="IPv4"> <queue count="128" base="0x123"/> <protocols> cprotocolref name="igv4"/> corotocolref name="ipv6"/> </protocols> </distribution> odistribution name="MAC.dst"> <queue count="128" base="0x980"/> <key> dieldref name-"ethernet.dst"/> <fieidref name="ethernet.src"/> <fieldref name="vlan.tci\*/> </keyo «action type="classification" name="MAC.dst"/> «/distribution» «distribution name="UDP"> <queue count="16" base="0x1450"/> sprotocols> orotocolref name="udp"/> «/protocols> </distribution> -colassification name="UDP"> <key> dieldref name="ethernet.dst"/> «/keyo <entry> <data>0x0</data> <mask>0xf</mask> <gueue base="0x1000"/> «/entry> <entry> <data>0x0</data> cmasko@xfc/masko <queue base="0x1100"/> «/entry> «action condition="on-miss" type="drop"/> </classification>

<policy name="L2TPv3">

«dist order»

<distributionref name="IPv4"/> «distributionref name="MAC.dst"/> «distributionvef name="Pass-through"/> </dist\_order> «/policy? <policy name="UDP"> «dist\_order» <distributionref name="UOP"/> «/dist\_order» «/policy> </netpcd> <br/>dman name = "bman\_master"> «portals» <br/>hmportal id = "0" irg = "fake"/> chimportal id = "3" irg = "false"/> </portals> diodro-20c/liodro-<irq>false</irq> </bman> <bufferpool name = "bpool\_1"> dpid>1</boid> <buffers>1000</buffers> «size>400«/size> </bufferpool> <bufferpool name = "bpool\_2"> dpid>2</ppid> <buffers>1000</buffers> «size>400«/size> </bufferpool> <gman name = "gman\_master"> -portals> <gmportal id = "0" ing = "false" liodn = "1"/> somportal id = "3" irg = "false" liodn = "1"/> </portals> <totalfoids>150000</totalfoids> digdmemorypartition> e\_MEM\_1ST\_DDR\_NON\_CACHEABLE </fgdmemorypartition> drmemorypartition> e\_MEM\_1ST\_DDR\_NON\_CACHEABLE </pfdrmemorypartition> <irq>false</irp> «fgBase»1«/fgBase» <rtframesdepth>30000</rtframesdepth> <pfdrtreshold>0</pfdrtreshold> <sfdrtreshold>0</sfdrtreshold> </qman> <fmport name = "fm0port01" type = "16" number = "1" engine = "fm0">

<rx name = "fm0port01rx">

dufferpools>

ken/Fqid>1</en/Fqid>

«dfltFqid»2«/dfltFqid»

diodnOffset>0

<bool name = "boool 1"/>

<bool name = "boool 2"/>

opool name = "bpool\_3"/> </bufferpools> </no <nonrx name = "fm0port01tx"> <errFqid>3</errFqid> <dfltFgid>4</dfltFgid> «/nonno-<mac name = "ImOport01mac"> <irg>false</irg> <addr>bx000049f000266</addr> <interface>e\_ENET\_IF\_RGMII</interface> <speed-e\_ENET\_SPEED\_1000</speed> <resetoninit>true</resetoninit> <loopback>true</loopback> «/mach odpaport name = "dpaportFm0P01"/> «/import» <fmport name = "fm0port03" type = "1G" number = "3" engine = "fm0"> <rx name = "fmOportOSrx"> <errFaid>1</errFaid> <dfltFgid>3</dfltFgid> liodnOffset>0</liodnOffset> <bufferpoolodpool name = "bpool\_1"/> <br/>dpool name = "bpool 2"/> <bpool name = "bpool\_3"/> </bufferpools> </no <nonrx name = "fm0port01tx"> <errFaid>3</errFaid> <d/itFold>4</diltFold> </nonno> <mac name = "im0port01mac"> <irq>false</irq> <addr>0x00049f000266</addr> <interface>e ENET IF RGMII</interface> <speed>e\_ENET\_SPEED\_1000</speed> <resetoninit>true</resetoninit> <loopback>true</loopback> «/mac-<dpaport name = "dpaportFm0P01"/> </mport> -dgr name = "FQIDs\_1-100"> <dest>0x60</dest> <workgueue>0</workgueue> <forcio-true</forciodaid>1</faid> <count>100</count> <align>128</align> <br/>confcibio-FQR\_TxConfCB</br/>txconfclbio-«/landgr name = "FQIDs\_101-500"> <dest>0x21</dest> <workgueue>2</workgueue>


dorce>true</force>

### **QCS DPAA Component Features (1)**

- Default values capability
- Easy access to configuration settings for each DPAA element

S *Component Inspector	Basic Advanced Expert 🚹 🏹 🗖 🗋
10x 10 · · · · 110 · · · · 120 -	FQR QMan 💊 😜
P -	A Name QMan
	Liodn 1
O         P0           P1         P0           P1         P0	Total number of Fqids 150000
	Fqd memory partition Primary DDR non-cacheable
EM 1 P2	Pfdr memory partition Primary DDR non-cacheable
	Exceptions Callback NULL
	Use error IRQ
20 P0	Partition number of Fqids 0
	Runtime frames depth 30000
	Pfdr threshold 0
- P0	Sfdr reservation threshold 0
30 P1	-

### Instant display of relevant description for each configuration parameter




Automatic input validation, configuration constraints checking and instant display of relevant conflict messages

FMan Port BMan		
Frame Manager Port non-PCD		
	Port Id	0
	Port name	Invalid MAC address
	MAC address	8
	Interface	RGMII
	Speed	1 Gbps



### **QCS DPAA Component Features (2)**

 On-the-fly configuration validation by highlighting correct choices and graying out the invalid ones






Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, mobileGT, PEG, PowerQUICC, Processor Expert, CortO, Corivva, StarCore, Symphory and VortiCa are trademarks of Freescale Semiconductor, Inc., Reg, U.S. Pat. & Tm. Off. Airfast, BeeKit, BeeStaek, CoreNet, Flexis, Layerscape, MagniV, MXC, Platform in a Package, CortQ Converge, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTMOS, Tower, TurboLink, Vybrid and Xinnsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2013 FreescaleSafescine(n.n.

### **QCS DPAA Component Features (3)**

 Instant display of relevant configurati on summary for each DPAA element







Freescale, the Freescale logo, AttiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, mobileGT, PEG, PowerQUICC, Processor Expert, OorlQ, Qoriva, StarCore, Symphony and YorfuQa are trademarks of Freescale Semiconductor, Inc., Reg, U.2, S.P.a. & Tm. Off, Aritast, BeeKit, BeeSlack, CoreNet, Flexis, Layerscape, MegniV, MXC, Platform in a Package, OorlQ Converge, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTIMOS, Tower, Turbuchik, Vlybrid and Xinistic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of thire respective owners. B 2013 Freescale Semiconductor, Inc.

### **QCS DPAA Component Features (4)**

· Immediate code generation at user request in any stage of configuration



Immediate notification for all errors occurred during the code generation process





### Import XMLs Feature

- Imports DPAA configuration from Freescale extensions to NetPDL xml based files:
  - DPAA objects
  - Connections between them
  - DPAA objects configuration
  - Automatic update of the objects and links after import is done
- The xml files can be generated using the QCS solution or can be created by hand

#### **DPC** Configuration

- this is the file that has to be imported

#### **PCD** Configuration

<?xml version="1.0"?>


```
<netpcd>
    <distribution name="Distribution1">
        <queue count="1" base="0x1"/>
        <action type="classification" name="Classification1"/>
       concols>
            <protocolref name="vlan"/>
        </protocols>
    </distribution>
    <distribution name="Distribution2">
       <queue count="2" base="0x2"/>
        <kev>
            <fieldref name="ethernet.src"/>
            <fieldref name="llc snap.type"/>
        </key>
        <protocols>
            <protocolref name="vlan"/>
        </protocols>
    </distribution>
```



Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, mobileGT, PEG, PowerQUICC, Processor Expert, Qort(), Qoriva, StarCore, Symphony and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg. U.2, S.Pat. & Tm. Off. Alfrast, BeeKit, BeeStack, CoreNet, Flexis, Layerscape, MagniV, MXC, Platform in a Package, QontQ Qonverge, QUICC Engine, Ready Play, SafeAssure, the SafeAssue logo, SMARTIMOS, Tower, TurbuLink, Vlydi and Xinisia are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. 2013 Freescale Semiconductor, Inc.

### Import XMLs Feature

 The xmls can be imported at project creation time or later after the project is created






### Import XMLs Feature – Demo

- Importing files previously generated by the QCS tool won't produce the same output
- The objects' coordinates are not saved in the xmls and are calculated using a "placement algorithm" at the import time
- Import demo:

Using the xmls generated by the hands-on scenario presented in the upper slides





Freescale, the Freescale logo, AltiVec, C-S, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, mobileGT, PEG, PowerQUICC, Processor Expert, CortQ, Cortiva, StarCore, Symphony and Vorfula are trademarks of Freescale Semiconductor, Inc., Reg, UZ, S.P.L & Tm. Off. Airtast, BeeKit, BeeStack, CoreNet, Flexis, Layerscape, MagniV, MXC, Platform in a Package, OxrlQ Ownrege, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTIMOS, Tower, Turbuclink, Vlyhd and Xithisic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. 2013 Freescale Semiconductor, Inc.



# Summary

Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, mobileGT, PEG, PowerQUICC, Processor Expert, QoriQ, Qoriva, StarCore, Symphony and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. 8. Tm. Off. Altrast, Beekit, BeeSlack, CoreNet, Flexis, Layerscape, MagniV, MXC, Platform in a Package, QorlQ Qonverge, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTMOS, Tower, TurboLink, Vybrid and Xtrinsic are trademarks of Preseale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2013 Freescale Semiconductor, Inc.



### Summary

#### You should now

- Be familiar with the QorIQ Configuration Suite basics
  - v1 supports PBL & DDR configuration (available now)
  - v2 adds Device Tree and DPAA Graphing tools (preview in July)

#### Solution/Strategy

- Extensible suite of tools to solve these problems
- Consolidate into a common tools framework (Processor Expert)
- Provide new device support aligned with silicon roadmap
- Add more configuration tools over time
- Allow customers to add their own configuration tools to extend what we offer...





## **Processor Expert for QorlQ ... For More Info**

- Processor Expert for QorIQ Configuration Suite
  - <a href="http://www.freescale.com/webapp/sps/site/prod\_summary.jsp?code=PE\_QORIQ\_SUITE&tid=PEH">http://www.freescale.com/webapp/sps/site/prod\_summary.jsp?code=PE\_QORIQ\_SUITE&tid=PEH</a>
- Freescale's Processor Expert landing page
  - http://www.freescale.com/webapp/sps/site/prod\_summary.jsp?code=PROCESSOR-EXPERT&tid=PEH
  - http://www.processorexpert.com/
- Freescale Software & Tools website
  - <u>http://www.freescale.com/webapp/sps/site/homepage.jsp?code=DEVELOPER\_HOME</u>
- Freescale Component Store purchasing embedded software
  - <u>http://www.freescale.com/webapp/sps/site/homepage.jsp?code=BEAN\_STORE\_MAIN&tid=SWnT</u>







Freescale, the Freescale logo, AltiVec, C-5, Code TEST, Code/Warrior, ColdFirer, ColdFirer, C-Ware, the Energy Efficient Solutions logo, Kinetis, mobileGT, PEG, PowerQUICC, Processor Expert, CortQ, Cortiva, StarCore, Symphony and VortiQa are trademarks of Freescale Semiconductor, Inc., Rey, U.S. Pat. & Trn. Off. Airfast, BeeKit, BeeStack, CoreNet, Flexis, Layerscape, MagniV, MXC, Platform in a Package, CortQ Converge, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTMOS, Tower, TurboLink, Vybrid and Xinnsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2013 Freescale Semiconductor, Inc.

#### Supporting the Most Sophisticated Customers...

FUTURE ELECTRONICS CO.LTD ADVA OPTICAL NETWORK AEONIUM SERVICES LTD ALCATEL-LUCENT ALCATEL-LUCENT AG ALVARION ARROW ELECTRONICS ASB AVNET ELECTRONICS BARCO N.V. CANOGA PERKINS CEAC INT'L CES CREATIVE ELECTRONIC CHANGWON UNIV. CISCO CISCO SYSTEMS CONTINOUS COMPUTING CRYPTO AG CYAN INC DIALOGIC, INC. DSPACE GMBH EDIXIA EMBEDDED SOLUTIONS EMCOSYS FUTURE ELECT INC GAMMA SP. Z O.O. GE INTELLEGENT PLATFORMS LTD GIGAMON SYSTEMS GUODIAN NANJING AUTOMATION HEIDENHAIN GMBH IEP GMBH INTERFACE CONCEPT IPWIRELESS ISKRATEL F FCTRONICS ITEC CONSULTING AS JUNIPER NETWORKS JUNIPER NETWORKS INDIA KDS ON MODULAR COMPUTERS KPIT CL RG JNAUTICS CO. MAGNET MAR I WILL OKSP R1 MERCURY COMPUTER SYSTEMS MIRANDA TECHNOLOGIES MOTOROLA MOBILITY INC. TECHNOLOGIES NARI NETWORKS NKB VS PURESILICON. MYSTICAL ROSE INC. REDCOM LABORATORIES INC ROHDE & SCHWARZ ROHDESCHWARZ GMBHCO. KG ROSS VIDEO SASET CHENGDU SERVERGY SERVERGY INC. SIMENA SOUTHERN FEDERAL UNIVERSITY SUSQUEHANNA INTERNATIONAL GROUP LLP TECHNOLOGY OF INFINITY THERMO FISHER SCIENTIFIC WB ELECTRONICS S.A. WINDRIVER WT MICROELECTRONICS CO. ZODIAC AEROSPACE





# **QorlQ Configuration Suite** Lab 1: Installing QCS

Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire, C-Ware, the Energy Efficient Solutions logo, Kinetis, mobileGT, PEG, PowerQUICC, Processor Expert, QorlQ, Qoriva, StarCore, Symphony and VoriQa are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat, & Tm. Off. Airfast, Beekit, BeeStack, CoreNet, Flexis, Layerscape, MagniV, MXC, Platrom in a Package, Cond Qonverge, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTMOS, Tower, TurbuLink, Vybrid and Xtinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2013 Freescale Semiconductor, Inc.



# Installing QCS

- Download QCS2.1Training.zip
- Skip if you already have QCS v2.1 installed
  - Setup for labs:
    - Create a directory where you have read/write permissions
      - Eg C:/QCS21 ... from now on, we'll call this directory <qcs>
    - If you already have QCS installed, use that directory as <qcs>
- Copy the QCS2.1Training.zip "\labs" directory into <qcs>

#### Follow the instructions in

<qcs>/labs/ QORIQCSINSTALLUG.pdf





## Pre-boot Loader Lab 2: Custom Hardware Configuration

Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire, C-Ware, the Energy Efficient Solutions logo, Kinetis, mobileGT, PEG, PowerQUICC, Processor Expert, QorlQ, Qoriva, StarCore, Symphony and VoriQa are trademarks of Freescale Semiconductor, Inc., Reg, U.S. Pat, & Tm. Off. Airfast, BeeKit, BeeStack, CoreNet, Flexis, Layerscape, MagniV, MXC, Platform in a Package. QorlQ Converge, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTMOS, Tower, TurboLink, Vybrid and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2013 Freescale Semiconductor, Inc.



#### **Pre-boot Loader Hands-on**

#### • Step 1: Import and decode low speed config rcw\_0x10\_5g\_rev2\_low.bin.txt


- Platform clock : 600MHz
- Core clock : 1.2GHz
- FMAN1/2 clock : 450 MHz
- DDR clock : 600MHz (1.2GHz)

#### • Step 2: Use PBL tool to increase clock speed up to

- Platform clock : 800MHz
- Core clock : 1.5GHz
- FMAN1/2 clock : 600 MHz
- DDR clock : 650MHz clock (1.3GHz)
- Step 3: Use PBL tool to generate new RCW and compare outcomes with rcw\_0x10\_5g\_rev2\_high.bin.txt
- Step 4: Change Serdes Config to support 8 Gbe, compare result with rcw\_0x16\_all\_rev2\_high.bin



#### **Pre-Boot Loader Step 1: Create a New Project**




Processor Expert, QorlQ, Qorivva, StarCore, Symphony and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat, & Tm. Off, Airfast, BeeKit, BeeStack, CoreNet, Flexis, Layerscape, MagniV, MXC, Platform in a Package, QorlQ Qonverge, QUICC Engine, Ready Play, SafeAssure; the SafeAssure logo, SMARTMOS, Tower, TurboLink, Vybrid and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2013 Freescale Semiconductor, Inc.

#### Pre-boot Loader Step 2a: Import rcw\_0x10\_5g\_rev2\_low.bin.txt


Second Second	Transactor M	Paoie	Advanced	Expert	Ռ. ▽	
-		Dasic	Auvanceu	Expert		
Properties Impo	ort					
Decode Input	File				/	
Input File:	D:\QCS_FTF\p4080ds\R_PPSXN_0x10\rcw_0x10_5g_rev2_low.bin.txt				Browse	e
Input Format:	XXD Object Dump			~		
_Input data —						
0000010:18 0000020:fe8 0000030:00	55 aa55 010e 0100 4c58 0000 0000 0000 .U.ULX 18 5218 0000 cccc 4046 4000 3c3c 2000R@F@.<<. 30 0000 6100 0000 0000 0000 0000a 00 0000 008b 6000 0000 0000 0000a 00 0000 0000 0000 0813 8040 758b 7a7a@u.zz	The content the file to k imported i displayed.	be S		>	



# Pre-boot Loader Step 2b: See Differences Highlighted



#### **Pre-boot Loader Step 3: Increase Platform Clock**





Freescale, the Freescale logo, AttiVec, C-5, Code TEST, Code/Warrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, mobileGT, PEG, PowerQUICC, Processor Expert, Qorl(), Qoriva, StarCore, Symphony and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airfast, BeeKl, BeeSlack, CoreNet, Flexis, Layerscape, MagniV, MXC, Platform in a Package, Qorl(Q converge, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTMOS, Tower, TurbuLink, Vybrid and Xinisia are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. 2013 Freescale Semiconductor, Inc.

#### **Pre-boot Loader: Change Clock Ratios**

						CC1/CC4
· ·	nent Inspector 🛛		Basic Adv.	anced Expert 🚹 🏱 🗆 🗖		PLL_RAT for
Properties	Import		· · · · ·			cores to 15:1
Name		Value	Details	<u>^</u>		
🗆 M	lemory Controller Comple					coto poro algolico
	MEM_PLL_CFG [8-9]	0b01 - Higher frequency reference cl				sets core clocks
	MEM_PLL_RAT [10-14]	0b01100 - 12:1 - (async mode only)				
	DDR PLL Output Clock	600.000 MHz				to 1.5 Ghz
	ore Clusters PLL					
	CC1_PLL_CFG [64-65]	0b00 - Core cluster PLL 1 output 2 -0				
	CC1_PLL_RAT [66-70]	0b01111 - 15:1 Async				
	Core Cluster 1 PLL Clock	1.500 GHz				
	CC2_PLL_CFG [72-73]	0b00 - Core cluster PLL 2 output freq				
	CC2_PLL_RAT [74-78] Core Cluster 2 PLL Clock	0b01111 - 15:1 Async 1.500 GHz				
	CC3_PLL_CFG [80-81]	0b01 - Core cluster PLL 3 output freq				
	CC3_PLL_CFG [80-81]	0b01001 - 9:1 Async				
	Core Cluster 3 PLL Clock	900.000 MHz				
	CC4_PLL_CFG [88-89]	0b00 - Core cluster PLL 4 output freq				
	CC4_PLL_RAT [90-94]	0b01111 - 15:1 Async				
	Core Cluster 4 PLL Clock	1.500 GHz				
E C	ore Complexes PLL					
	CO_PLL_SEL [96-99]	060000 - CC1 PLL /1				1.2 Ghz $\rightarrow$ 1.5 Ghz
	Core 0 PLL Clock	1,500 GHz				
	C1_PLL_SEL [100-103]	060000 - CC1 PLL /1				
	Core 1 PLL Clock	1.500 GHz			<i>\</i> //	
	C2_PLL_SEL [104-107]	060000 - CC1 PLL /1			/	
	Core 2 PLL Clock	1.500 GHz				CC1 clocks core 0
	C3_PLL_SEL [108-111]	060000 - CC1 PLL /1				
	Core 3 PLL Clock	1.500 GHz				CC4 clocks core 4
	C4_PLL_SEL [112-115]	0b1100 - CC4 PLL /1		K///		
	Core 4 PLL Clock	1.500 GHz				
	C5_PLL_SEL [116-119]	0b1100 - CC4 PLL /1				
	Core 5 PLL Clock	1,500 GHz		× / /		Note: Please change Co
	C6_PLL_SEL [120-123]	0b1100 - CC4 PLL /1		K/		0
	Core 6 PLL Clock	1.500 GHz				also, even if unused, to
	C7_PLL_SEL [124-127]	0b1100 - CC4 PLL /1		K		
	Core 7 PLL Clock	1.500 GHz				reach exact high rcw



Changing the

#### **Pre-boot Loader: Increase DDR Output Clock**

perties Import					
ame	Value	Details		~	
🖃 Memory Controller	Complex				
MEM_PLL_CFG [8-	9] 0b01 - Higher frequency referen	ce d			
MEM_PLL_RAT [10	0-14] 0b01101 - 13:1 - (async mode or	nly)			
DDR PLL Output Clo	ck 650.000 MHz				
😑 Core Clusters PLL					
CC1_PLL_CFG [64	-65] 0b00 - Core cluster PLL 1 output	freq			Set
CC1_PLL_RAT [66	-70] 0b01111 - 15:1 Async				
Core Cluster 1 PLL	Clock 1.500 GHz				MEM_PLL_RAT
CC2_PLL_CFG [72	-73] 0b00 - Core cluster PLL 2 output	freq			
CC2_PLL_RAT [74	-78] 0b01111 - 15:1 Async				to 13:1
Core Cluster 2 PLL	Clock 1.500 GHz				
CC3_PLL_CFG [80	-81] 0b01 - Core cluster PLL 3 output	freq			
CC3_PLL_RAT [82	-86] 0b01001 - 9:1 Async				
Core Cluster 3 PLL	Clock 900.000 MHz				
CC4_PLL_CFG [88	-89] 0b00 - Core cluster PLL 4 output	freq			
CC4_PLL_RAT [90	-94] 0b01111 - 15:1 Async				
Core Cluster 4 PLL	Clock 1.500 GHz				
😑 Core Complexes PLI					
CO_PLL_SEL [96-9	9] 0b0000 - CC1 PLL /1				
Core 0 PLL Clock	1.500 GHz	650 MHz →	1 3 GHz		
C1_PLL_SEL [100-	103] 0b0000 - CC1 PLL /1		1.5 0112		
Core 1 PLL Clock	1.500 GHz				
C2_PLL_SEL [104-	107] 0b0000 - CC1 PLL /1				
Core 2 PLL Clock	1.500 GHz				
C3_PLL_SEL [108-	111] 0b0000 - CC1 PLL /1				
Core 3 PLL Clock	1.500 GHz				
C4_PLL_SEL [112-	115] 0b1100 - CC4 PLL /1				
Core 4 PLL Clock	1.500 GHz				
C5_PLL_SEL [116-	119] 0b1100 - CC4 PLL /1				
Core 5 PLL Clock	1.500 GHz				
C6_PLL_SEL [120-	123] 0b1100 - CC4 PLL /1				
Core 6 PLL Clock	1.500 GHz				
C7_PLL_SEL [124-	127] 0b1100 - CC4 PLL /1				
Core 7 PLL Clock	1.500 GHz				




#### **Pre-boot Loader Step 6: Increase FMAN1/2 Speed**

roperties Import			
Name	Value	Details	
🖃 Memory Controller Comp	lex		Cat
MEM_PLL_CFG [8-9]	0b01 - Higher frequency reference cl		Set
MEM_PLL_RAT [10-14]	0b01101 - 13:1 - (async mode only)		
DDR PLL Output Clock	650.000 MHz		CC3_PLL_RAT
🖃 Core Clusters PLL			
CC1_PLL_CFG [64-65]	0b00 - Core cluster PLL 1 output freq		
CC1_PLL_RAT [66-70]	0b01111 - 15:1 Async		to 12:1 to set
Core Cluster 1 PLL Clock	1.500 GHz		
CC2_PLL_CFG [72-73]	0b00 - Core cluster PLL 2 output freq		Frame Manager
CC2_PLL_RAT [74-78]	0b01111 - 15:1 Async		
Core Cluster 2 PLL Clock	1.500 GHz		
CC3_PLL_CFG [80-81]	0b00 - Core cluster PLL 3 output freq		clocks
CC3_PLL_RAT [82-86]	0b01100 - 12:1 Async		
Core Cluster 3 PLL Clock	1.200 GHz		
CC4_PLL_CFG [88-89]	0b00 - Core cluster PLL 4 output freq		
CC4_PLL_RAT [90-94]	0b01111 - 15:1 Async		
Core Cluster 4 PLL Clock	1.500 GHz		
표 Core Complexes PLL			
🖃 Other PLL			
LBC Clock	50.000 MHz		
PME Clock	400.000 MHz		
FM1 Clock	600.000 MHz		
FM2 Clock	600.000 MHz	<b>N</b>	
🗉 SerDes PLL			
🗉 SerDes PLL and Protocol Con	fig		
🖃 Misc. PLL-Related Configural	tior		
DDR_SYNC [184]	0b0 - Both DDRs in asynchronous mode		
Boot Configuration			
Clocking Configuration			
PME_CLK_SEL [224]	0b0 - Platform Clock /2		
FM1_CLK_SEL [225]	0b1 - Core Cluster PLL 3 /2		
FM2_CLK_SEL [226]	0b1 - Core Cluster PLL 3 /2		450 MHz → 600 MHz
DRAM_LAT [230-231]	0b01 - 8-8-8, 9-9-9, 10-10-10, 11-11		
DDR_RATE [232]	0b0 - Refer to hardware specification		



#### **Pre-boot Loader Step 7 – Generate Upgraded RCW**



fsl@Ubur	1tu-321	oit:/	mnt/h	afs/D	ebian	Share	/0orI	OSDK	02	03	00B	/images/	/boot/	p4080ds/	R PPSXN	0x10\$	xxd	rcw 0	x10 !
0000000:	aa55	aa55	010e	0100	105a	0000	0000	0000		U.Ī	Ī	Z						_	_
0000010:	lele	181e	0000	cccc	4046	4000	3c3c	2000	) .			.@F@.<<	1.00						
0000020:	fe80	0000	6100	0000	0000	0000	0000	0000	) .		а								
0000030:	0000	0000	008b	6000	0000	0000	0000	0000	) .										
0000040:																			
fsl@Ubur	ntu-321	oit:/	mnt/h	gfs/Do	ebian	Share,	/QorI	QSDK_	02_	03_	00B	/images/	/boot/j	p4080ds/	R_PPSXN	_0x10\$			



Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFirer, ColdFirer, C-Ware, the Energy Efficient Solutions logo, Kinetis, mobileGT, PEG, PowerQUICC, Processor Expert, ContO, Contiva, StarCore, Symphony and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg, U.S. Pat, & Tru. Off. Airfast, BeeKit, BeeStack, CoreNet, Flexis, Layerscape, MagniV, MXC, Platform in a Package, ContQ Converge, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTMOS, Tower, TurboLink, Vybrid and Xitnisic are trademarks of Freescale Semiconductor, Inc. Xel Other product or service names are the property of their respective owners. © 2013 Freescale Semiconductor, Inc.

#### Pre-boot Loader Step 8: Change Serdes for 2 x 4 SGMII

 Starting from previous rcw\_0x10\_5g\_rev2\_high.bin.txt config, let's adapt Serdes protocol configuration to allow 2x4 SGMII

roperties Import									
Name	~	SRDS_PRTCL	[128-133]						
Description		SRDS PRTCL		Bank 1			Bank 2	Bank 3	- ^
RCW Source		_	A B C D	E F	G H	I J	A B C D	A B C D	-
PLL Configuration		0x02		PCIe1		Debug	XAUI	XAUI	
SerDes PLL and Protocol Configuration		0002		(2.5G)		(5/2.5G)	FM2 10GEC	FM1 10GEC	
SerDes Reference Clocks		🔿 ( <mark>0x02 - Ba</mark> r			5G); Bank2: A-D: XAUI FN			XAUI	
□ SRDS_EN [178]	=		PCIe 1 PCIe 3		PCIe 2	(5)2.5G) Debua	XAUI	FM1 10GEC XAUI	-
SRDS_PRTCL [128-133]		Ox08	(5/2.5G) (5/2.5G)		5/2.5G)	(5/2.5G)	FM2 10GEC	FM1 10GEC	
SRDS_RATIO_B1 [136-138]			PCIe 1	PCIe 2	2 × SGMII	Debug	XAUI	XAUI	
SerDes PLL 1 Clock		Ox0D	(5/2.5G)	(5/2.5G)	FM2 dTSEC[3:4] (*1)	(5/2.5G)	FM2 10GEC	FM1 10GEC	
□ SRDS_DIV_B1 [139-143]		O 0x0E	PCIe 1 PCIe 3	PCIe 2	2 × SGMII	Debug	XAUI	XAUI	
SRDS_DIV_B1 - Lanes A/B [139]	_		(5/2.5G) (5/2.5G)	(5/2.5G)	FM2 dTSEC[3:4] (*1)	(5/2.5G)	FM2 10GEC	FM1 10GEC	
SRDS_DIV_B1 - Lanes C/D [140]	_	0x0F	PCIe 1 (5/2.5G)		× SGMII 5EC[1:4](*1)	Debug (5/2.5G)	XAUI FM2 10GEC	Reserved (*1)	
SRDS_DIV_B1 - Lanes E/F [141]			PCIe 1 PCIe 3		× SGMII	Debua	XAUI	Reserved (*1)	
SRDS_DIV_B1 - Lanes G/H [142]		Ox10	(5/2.5G) (5/2.5G)		~ JGMI 5EC[1:4](*1)	(5/2.5G)	FM2 10GEC	Reserved (1)	
SRDS_DIV_B1 - Lanes I/J [143]			sRIO 2		RIO 1	Debug	XAUI	XAUI	1 -
SRDS_RATIO_B2 [144-146]		O 0X13	(2.5G)		(2.5G)	(5/2.5G)	FM2 10GEC	FM1 10GEC	
SerDes PLL 2 Clock		⊙ 0×16	sRIO 2		RIO 1	Debug	4 × SGMII	4 × SGMII	
SRDS_DIV_B2 [147]			(3.125G)		3.125G)	(5/2.5G)	FM2 dTSEC[1:4]	FM1 dTSEC[1:4]	-
SRDS_RATIO_B3 [148-150]		Ox19	sRIO 2 (3.125G)		;RIO 1 3.125G)	Debug (5/2.5G)	PCIe 3 (5/2.5G)	4 × SGMII FM1 dTSEC[1:4]	
SerDes PLL 3 Clock		<u> </u>	(3.1233)			(0/2.00)	(3/2,34)	THE OFFICE [1.4]	<u> </u>
SRDS_DIV_B3 [151]		SerDes Protocol	Select						
□ SRDS_LPD_B1 [152-161]		Bits 128-133	Jeiect						
SRDS_LPD_B1 - Lane A [152]		For additional inf	ormation see description s SRDS_PRTCL5SRDS_		TCL field in device docum	entation.			


SRDS\_PRTCL 0x10 to 0x16

					Table 5.	SerDe	s Lane N	lultipl	exing	/Conf	igura	tion					
Bank 1										Bank 2 Bank 3							
Α	в	с	D	Е	F	G	н	Т	J	Α	в	С	D	Α	в	С	D
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	14	16	17
SLC	DT 1	SLC	DT 2		SLO	OT 3		rora nn.		SLO	OT 4	•		SLO	DT 5		

P4080DS slots as per user manual




#### **Pre-boot Loader Step 9: Adapt Serdes Clocks**





#### PBL Step 9: Generate Pre-boot Loader and Compare with the RCW Provided in the SDK







# **BOOTROM Configuration** Lab 3: Custom Hardware Configuration

Freescale, the Freescale logo. AltiVec; C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire, C-Ware, the Energy Efficient Solutions logo, Kinetis, mobileGT, PEG, PowerQUICC, Processor Expert, QorlQ, Qoriva, StarCore, Symphony and VoriQa are trademarks of Freescale Semiconductor, Inc., Reg, U.S. Pat, & Tm. Off. Airfast, BeeKit, BeeStack, CoreNet, Flexis, Layerscape, MagniV, MXC, Platform in a Package, CordQ Onervee, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTMOS, Tower, TurboLink, Vybrid and Xinnsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2013 Freescale Semiconductor, Inc.





## **BOOTROM Configuration tool**

#### Overview


- Helps in Power-on Reset (POR) device configuration by definition of values for POR configuration signals and generates overview report including POR value required for each POR configuration pin (device specific)
- Helps in building a configuration file to be used in a boot image creation process (*boot\_format*) for various memory interfaces

Component Inspector II	18	lasic Advanced Expert 🚹 🧮
perties		
me	Value	Details
Device	BOOTROM	BOOTROM
Power-On Reset Configuration		
# PLL Configuration		
# CCB Clock : SYSCLK Ratio	41	400.000 MHz
efg_sys_pit (0;2)	05000 - 4:1	Pins (LA[29:31])
BOR Commission DORCLE Route	41	400.000.8.844
Description for the current value	on reset configuration signal ofg_xys_pil (12 (06000 - 4:1) - 06000 - 4:1.	
# COUP Version specific item: Settings to	apported only for Power-On Smet Configs	
cfg_core0_pil [0:7]	26500 - 4:1	Pins LIBCTL, DALE, LGPL2/LOE, B/I
efg.cond.ph (0:2)	06000 - 4:1	Pins (LWE0_B, UART_SOUTL, READ
> Device Status		
SerDes Configuration		
# Boot Configuration		
Boot ROM Location		
efg_rom_joc (0:3)	Ob1111 - Local bun GPCM 15-bit R	Pimi (TSECI_TXD)64); TSECI_TX_E
Boot Sequencer Configuration		
# CPU Boot Configuration		11/03/02/01
cfg_cpu0_boot	Oh1 - CPU allowed to boot (default)	Pine (LA27)
cfg.cpul_bost	0b1 - CPU allowed to boot (default)	Pins (LA\$6)
Fligh Speed I/O Configuration		
General-Purpose POR Configuration		
Engineering Use POR Configuration		
Pin Multiplexing Configuration		
Miscellaneous Configuration		
Boot ROM Data Cooliguration	- A Director	
Offset	00000000 H	
Output Configuration	SD/MMAC	
# Control Worth		
User's Code Langth	00080000 H	
Source Address	00001000 H	
Target Address	11000000 H	
Execution Start Address	1107F000	
Configuration Words		
Data Structure	(dning list)	



## **BOOTROM Configuration tool**

- *Power-on Reset (POR) configuration signal value* binary value 0b0 represents a signal pulled down to GND and a value 0b1 represents a signal pulled up to Vdd, regardless of the sense of the functional signal name on the signal
- **Configuration file** data structure including control and configuration words, two parts that needs to be put together with user's code (typically u-boot image) to create booting image for a device




#### **BOOTROM Hands-on**

- Step 1: Create configuration project for the P2020 device
- Step 2: Use BOOTROM tool to review & change settings
  - Details:
    - Change CCB and core clocking 600 / 900 MHz
    - I/O port configuration required interfaces: PCIe, SRIO and eTSEC
    - boot location set to boot from SD/MMC card
- Step 3: Observe Power-on Reset overview details
  - Generated overview report txt/HTML
- Step 4: Use BOOTROM tool to prepare configuration data file for boot image processing
  - Generated configuration file (.dat) support of booting from on-chip ROM (e.g. eSDHC or eSPI), base data file for boot image processing using external booting utility application
- Step 5: Usage of configuration data file with external booting utility application (using boot\_format this application is a part of BSP release)



#### **BOOTROM Step 1: Create a New Project**





Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFirer, ColdFirer, C-Ware, the Energy Efficient Solutions logo, Kinetis, mobileGT, PEG, PowerQUICC, Processor Expert, CortQ, Cortiva, StarCore, Symphony and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg, U.S. Pat, & Tr... Oft. Airfast, BeeKita, BeeStaek, CoreNet, Flexis, Layerscape, MagniV, MXC, Platform in a Package, CortQ Converge, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTMOS, Tower, TurboLink, Vybrid and Xinnsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2013 Freescale Semiconductor, Inc.


#### **BOOTROM Step 2: Review & change settings ...**

日・田田市町	5 Q . N.	10 11 - 10 - 0 - 0 - 0 - 0 - 0 - 0 - 0 -	2	E (	Processor Ex		BOOTROM1 Boot Config	-
ET. Project Panel 12	E 😫 🖶 " 🗉 🗅	S Component Inspector	2	Basic Advanced E	spet 🚹 = = 🗆		40:42144154	
125 project		Properties			D ROUTING Roles	CoReset Report tot 200   8001ROM	44:00000000	i i
Documentation			LUCE .	1.000	particular to the second state of the second	Custoff address Co. III 600 (source)	48:00080000	
	PowerOnReset_Report.html	Name	Value	Details		ock FLL Fatio settings (for 1	40:00000000	
	PowerOnResc, Report.bit	Device	BOOTROM	BOOTROM		ook : SYSCLK Ratio	50:00001000	
ProcessorExpe		Power-On Reset Configuration			++ 4:5		54:00000000	
Processorfape		PLL Configuration			88 400.000	) MBz	58:11000000	
ProcessorEspe	et.bd	Device Status SerDes Configuration			**		50:0000000	
🔠 Generated_Code	Sector consections	and a summarian summer s					60:1107f000	
<ul> <li>International Control of Contro</li></ul>	Boot_Config.slat	Boot Configuration	3		11		64:00000000	
Sources		High Speed I/O Configuration General-Purpose POR Configurat				(0:21 10:21	68:0000010	
ProcessorExpert.p		Engineering Use POR Configurati			## 06000 -	- 411		
Configuration		Pin Multiplexing Configuration	an -		tt ofg sve	pll (0) - 060	80:££702110	
P2020_Crrf						pli (i) = 060	84:43000000	
Operating Syst Processors	tem	Miscellaneous Configuration Soot ROM Data Configuration				(pll (2) = 660	88;ff702000	
SeC:P2020	6	Offset	00000000	н	++	775/401010	8c:ff702060	
≥ Embedded Co		Output Configuration	SD/MMC		122		90:80014202	
BOOTRON		Control Words				wies Clock FLL Ratic setting	94:22702100	
a boothan	NULLING TREAM	User's Code Length	00000000	н		pies : DORCLE Ratio	98:00030000	
		Source Address	00000000	Ĥ	88 415		9c:ff702104	
Components Library II	P	Target Address	00000000	H	## 400.000	) Mile	a0:55770802	
Categories Alphabetical	Assistant Processors	Execution Start Address	00000000	H	11		a4:ff702108	
canadronan seburances -	Annual Provenient	Configuration Words					a8:5f599563	
Component.	Compone	Data Structure	(string list)				ac:ff70210c	
BOOTROM	Device Co				## ofg_dds	(0:3) [0:3]	b0:0fa074d1	
DDR	Device Co	BOOTROME_PowerOnReset_Report.txt	BOOTKOMI_Boot_C	onfig.dat	## 0b001 -	4:1	b4;ff702114	
HWDeviceTree	Device Co	*********************			tt ofe dat	r p11 (0) + 080	b8124401000	
and the second second second		## Power-On Reset Target C			++ ord_out	c_pii (0) = 000 c_pii (1) = 000	bc:ff702118	
		**				pil [2] = 081	c0:00040852	
Filter on for P2020 (project)					++		c4:ff702124	
D B		h				_ 7	c8:0a280100	
	🕼 flaport for P2020 💷 🔍 🛄 I	BOOTROML_PowerOnReset_Report.txt 🛛 🥥 B	port for P\$888 🔛 ddrCtrl_1.4	dg		Clock B settings	cc:ff702130	
items	■ @ file://C/User	s/b23187/Freescale/QCS_TESTBUILD/BL20522_1/i	idiao/workspace/#2020/Documen	station/800180ME PowerOoReset Report.	html • >	= CCB	d0:03000000	
Description						10 Cy 410 401	44:40000001	
and service of		CCD Clock DLL D	tio settings (for informa	tion only!		600 Afs; Corel: 1.600 GHz	d8:00000100	
			no semigs for morna				dc:ff702128	
	CCB Clock SYSCLK Rati	6.1		600.000 MHz		10	e0ideadbeef	
05			fg_sys_pll [0:2]				e4:ff702110	
	06010 - 6 1		and a subscription of the second			_pl1 (0:2)	e8:c3000000	
	00010.2011					:1	ec:ff700C08	
	cfg_sys_pll [0:2]	06010 - 6:1				_p11 (0) = 060	£0:00000000	
	POR Signal	Value		Pin location		n11 (11 = 0h0	£4;££700D70	
	6. 6. 4. 6. The second second						f8:80F0001D	
	cfg_sys_pil [0]	060		LA29			fciefefefef	
	cfg_sys_pli[1]	001		LA30				
	cfg_sys_pll [2]	060		LA31				
		DDR Complex Clock Pl	I Patio settings (for infe	ormation only!				
			L Nado settings (for inte					
	DDR Complex : DDRCLK	Ratio 4:1		400 000 MHz				



Freescale, the Freescale logo, AliVec, C-S, CodeTEST, CodeWarrior, ColdFire, ColdFire, C-Ware, the Energy Efficient Solutions logo, Kinetis, mobileGT, PEG, PowerQUICC, Processor Expert, CortO, Qoriva, StarCore, Symphony and YorilQa are trademarks of Freescale Semiconductor, Inc., Reg, U.S. Pat, & Tru. Off. Airfast, BeeKit, BeeStaek, CoreNet, Flexis, Layerscape, MagniV, MXC, Platform in a Package, QorlQ Qonverge, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTMOS, Tower, TurboLink, Vybrid and Xinnsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2013 Freescale Semiconductor, Inc. Rev


### **BOOTROM Step 2: Review & change settings ...**



64

Processor Expert, QorlQ, Qorivva, StarCore, Symphony and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airfast, BeeKit, BeeStack, CoreNet, Flexis, Layerscape, MagNV, MXC, Piatform in a Package, CoriQ Converge, QUICC Engine, Ready Play, SafeAssure, the SafeAssure Jopo, SMAFTNOS, Tower, Turbotink, Vyhörd and Xinnisc are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of thir respective owners, © 2013 Freescale Semiconductor, Inc.

### **BOOTROM Step 2: Configuration for SD booting**





Freescale, the Freescale logo, AltiVec, C-5, Code TEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, mobileGT, PEG, PowerQUICC, Processor Expert, QorlQ, Qoriva, StarCore, Symphony and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg, U.S. Pat, & Tm. Off. Alrifast, BeeKli, BeeSlaek, CoreNet, Flexis, Layerscape, MagniV, MXC, Platform in a Package, QorlQ Oonverge, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTINOS, Tower, Turbulink, Vlyhid and Xinnsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of thire respective owners. 8: 2013 Freescale Semiconductor, Inc.

# BOOTROM Step 3: Observe Power-on reset


OVEIVIEW			Report for P2020 BOOTROMI_PowerOnReset_Report.txt S Report for P1010	ddrC
			## Power-On Reset Target Configuration Overview for P2020	
			## Fower-on Reset farget configuration overview for Pieze	
Report for P2020			## Copyright : 1997 - 2012 Freescale Semiconductor, Inc. All Rights Rese	rived.
Ci Ci 📓 🧽 file://C:/Users/b23187/Freescale/Q	CS_TESTBUILD/B120522_1/indigs/workspace/#2020/Documentation/B	OOTROMI_PowerOnReliet_Report.html	## http : www.freescale.com	
Po	ower-On Reset Target Configurati	on Overview for P2020	## mail : support@freescale.com	*******
## Copyright   1997 - 2012 Freesoal ## ## http   www.freesoale.com ## mail : support@freestale.co	e Semiconductor, Inc. All Rights Reserved.		## ## Power-On Reset Configuration settings. ##	
	Power-On Reset Configuratio	n settings.	## ## PLL Configuration settings. ##	
	PLL Configuration setti	ngs.	##	
			## CCB Clock PLL Ratio settings (for formation only). ## CCB Clock : SYSCLK Ratio ## 6:1	
	CCB Clock PLL Ratio settings (for in		## 600.000 MHz	
CC8 Clock SYSCLK Ratio	61	600.000 MHz	**	*******
	cfg_sys_pli [0:2]			
00010-6:1			## cfg sys pll [0:2]	200000
cfg_sys_pli [0:2]	06010 - 6:1		## 06010 - 6:1	
POR Signal	Value	Pin location	## cfg sys_pll [0] = 8b0 ; LA29	
ctg_sys_pil (0)	060	LA29	## cfg_sys_pll [1] = 8b1 ; LA30	
cfg_sys_pli (1)	001	LA30	## cfg_sys_pll [2] = 0b0 ; LA31	06673333
cfg_sys_pli [2]	060	LA31	N	
	DDR Complex Clock PLL Rado settings		#	
DOR Complex : DDRCLK Ratio	4.1	400 000 MHz	## DDR Complex Clock PLL Ratio settings (for information only). ## DDR Complex : DDRCLK Ratio	
	cfg_ddr_pli [0:2]		## 4:1 ## 400,000 791z	
06001 - 4.1	and the first		#** 400.000 PHL	
cfg_ddr_pll [0:2]	0b001 - 4:1			
POR Signal	Value	Pin location	## cfg_ddr_pl1 [0:2]	
cfg_ddr_pil (0)	000	TSEC_1588_CLK_OUT	## 06001 - 4:1	
cfg_ddr_pit[1]	060	TSEC_1588_PULSE_OUT1		
cfg_ddr_pil [2]	Obt	TSEC_1588_PULSE_OUT2	## cfg_ddr_pll [0] = 060 ; TSEC_1588_CLK_OUT ## cfg_ddr_pll [1] = 060 ; TSEC_1588_PULSE_OUT1	
	e500 Core Clock PLL Ratio settings (fo	r information only).	em cfg_ddr_pll [2] = 0b1 ; TSEC_1508_PULSE_OUT2	
e500 Core   CCB Clock Ratio	Core0 3.2, Core1 3.2	Core0: 900:000 MHz; Core1: 900:00		20022
1			## e500 Core Clock PLL Ratio settings (for information only). ## e500 Core : CCB Clock Ratio ## Core#: 32: Core1 3:2	******

- ## Core8: 3:2; Core1: 3:2
- ## Core8: 988.000 Mtz; Core1: 908.000 Mtz



Freescale, the Freescale logo, AltiVec, C-5, Code TEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, mobileGT, PEG, PowerQUICC, Processor Expert, QorlQ, Qoriva, StarCore, Symphony and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg, U.S. Pat, & Tm. Off. Alrtast, BeeKl, BeeSlack, CoreNet, Flexis, Layerscape, MagniV, MXC, Platform in a Package, QorlQ Converge, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTINOS, Tower, Turbulink, Vjbrid and Xinisia are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners: @ 2013 Freescale Semiconductor, Inc.


#### **BOOTROM Step 4: Prepare configuration data file**






(0x1107F000)

#### **BOOTROM Step 4: Prepare configuration data file**





### **BOOTROM Step 5: Usage of configuration data file** with external booting utility application



# Use a booting utility *boot\_format* from a BSP package for P2020RDB/P102RDB

Once you have installed BSP and let configured Itib to build root file system *rootfs.tar.gz.uboot* for Linux boot. Boot the board using this root file system and *boot\_format* utility can be located under:

[root@P1020RDB /]# cd /boot\_format/ [root@P1020RDB /boot\_format]# ls -l

-rwxr-xr-x 1 root root 10400 Apr 7 2010 boot\_format -rw-r--r-- 1 root root 530 Apr 7 2010 config\_sram.dat

#### The utility shows how to use it when typing ./boot\_format

Usage: ./boot\_format config\_file image -sd dev [-o out\_config] | -spi spiimage

config_file	: includes boot signature and config words	
image	: the U-Boot image for booting from eSDHC/eSPI	
dev	: SDCard's device node(e.g. /dev/sdb, /dev/mmcblk	0)
spiimage	: boot image for SPI mode	
out_config	: modified config file for SD mode	

#### BOOTROM tool generated config file can be used together with U-Boot image and put on an SD/MMC card using command line, e.g. for /dev/mmcblk0:

./boot\_format BOOTROM1\_Boot\_Config.dat u-boot.bin -sd /dev/mmcblk0





# **DDR Configuration** Lab 4: Changing the DDR Configuration

Freescale, the Freescale logo. AltiVec; C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire, C-Ware, the Energy Efficient Solutions logo, Kinetis, mobileGT, PEG, PowerQUICC, Processor Expert, QorlQ, Qoriva, StarCore, Symphony and VoriQa are trademarks of Freescale Semiconductor, Inc., Reg, U.S. Pat, & Tm. Off. Airfast, BeeKit, BeeStack, CoreNet, Flexis, Layerscape, MagniV, MXC, Platform in a Package, QorlQ Converge, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTIMOS, Tower, TurboLink, Vybrid and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2013 Freescale Semiconductor, Inc.



## DDR Step 1: Dump u-boot DDR Registers

- Deploy SDK2.3 u-boot
- No interleaving "fsl\_ddr:ctlr\_intlv=null"
- Use CW to connect and dump DDR1 and DDR2 registers (Memory browser export function)



U-Boot 2010.12-00001-g612800e (Jan 28 2011 - 22:20:46) CPU0: P4080E, Version: 2.0, (0x82080020) Core: E500MC, Version: 2.0, (0x80230020) **Clock Configuration:** CPU0:1499.985 MHz, CPU1:1499.985 MHz, CPU2:1499.985 MHz, CPU3:1499.985 MHz. CPU4:1499.985 MHz, CPU5:1499.985 MHz, CPU6:1499.985 MHz, CPU7:1499.985 MHz, CCB:799.992 MHz, DDR:649.994 MHz (1299.987 MT/s data rate) (Asynchronous), LBC:99.999 MHz FMAN1: 599.994 MHz FMAN2: 599,994 MHz PME: 399.996 MHz L1: D-cache 32 kB enabled I-cache 32 kB enabled Board: P4080DS, Sys ID: 0x17, Sys Ver: 0x01, FPGA Ver: 0x0c, vBank: 4 36-bit Addressing Reset Configuration Word (RCW): 00000000: 105a0000 00000000 1e1e181e 0000cccc 00000010: 40464000 3c3c2000 fe800000 61000000 00000020: 0000000 0000000 0000000 008b6000 00000030: 0000000 0000000 0000000 0000000 SERDES Reference Clocks: Bank1=125MHz Bank2=125MHz Bank3=125MHz I2C: readv **DRAM:** Initializing....using SPD Detected UDIMM(s) **Detected UDIMM(s)** 2 GiB left unmapped DDR: 4 GiB (DDR3, 64-bit, CL=9, ECC on) Testing 0x0000000 - 0x7fffffff Testing 0x8000000 - 0xffffffff Remap DDR 2 GiB left unmapped

Hit any key to stop autoboot: 0 => md 0xfe008000

#### DDR Step 2: Import DDR1 and DDR2 Registers Dump Under QCS

Processor Expert - p4080-core0/Source/main.	n.c - CodeWarrior Development Studio	
File Edit Source Refactor Navigate Search Project	Run Profiler Processor Expert Window Help	
i 📬 • 📰 🕼 🗁 🔝 i 🥸 i 💣 i 💁 • 🛛		
🔁 Project Panel 🛛 📄 🔄 🗳 🗸 🗖	🗞 *Component Inspector 🕱 Basic Advanced Expert 👔	<b>h</b> ~ – – –
2020rdb-core0     2020rdb	Properties       Import         Memory Dump File       Input File         Input File:       D:\DebianShare\QorIQSDK_02_03_00B\DDR\hwconfig=none\ddr1_0xffe008000_0xffe008fff.bin         File Format:       Raw Binary         Access Size:       4         Addressable Size:       1 byte         Endian mode:       Default (Big Endian)         Addresss Information       Beginning memory address:	arowse



Freescale, the Freescale logo, AthVec, C-5, Code TEST, Code/Warrior; ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, mobileGT, PEG, PowerQUICC, Processor Expert, QorlQ, Qoriva, StarCore, Symphony and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg. U.2, Pat. & Tm. Off. Aritast, BeeKl, BeeSlaek, CoreNet, Flaxis, Layerscape, MagnV, MXC, Platform in a Package, QorlQ Converge, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTINOS, Tower, Turbuclink, Vybrid and Xinisia care trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. @ 2013 Freescale Semiconductor, Inc.

#### **DDR Step 3: Review Decoded Configurations**

#### Processor Expert - p4080-core0/Source/main.c - CodeWarrior Development Studio

File Edit Source Refactor Navigate Search Project Run Profiler Processor Expert Window Help

#### i 📬 • 🔛 🐚 🗁 | 🛅 i 🥨 i 💣 i 💁 • i 🕭 🔗 • i 🍠 i 🖢 • 🏹 • 🔶 • 🔶 •

🕾 Project Panel 🛛 📃	\$ 8 ~ □	📎 *Compo	onent Inspector 🛛			Basic Advanced Expert 🚹 🏹 🗖 🕻
🗉 😂 2020rdb-core0	<u>_</u>	Proper	ties Import			
🖻 🚰 p4080		Name		Value	Details	~
🗈 🗁 Documentation			Iomponent name	DDR_mc1	Docald	
🗈 🗁 Generated_Code			)evice	DDR_Controller_1	DDR_Controller_1	
Sources			Aemory type	DDR 3	Warning: DDR3 must use 4-beat burs	
ProcessorExpert.pe			DR Data Rate	1333 MHz	DDR Bus Clock: 667 MHz	
😑 🗁 Configurations			vpe of DIMM	Unbuffered DIMMs		
P4080_v2_0_Cnf			Bus mode	64-bit bus	Warning: DDR3 must use 4-beat burs	
😟 🧀 Operating System			5DRAM Control Configuratio		Training Dorto mast aso in boat burstin	
😑 🗁 Cpus			Control Configuration 1			
😟 💮 SoC:P4080_v2_0			SDRAM self refresh duri	Epabled		
😑 🥟 Embedded Componer	nts		ECC (Error Checking and			
BL1:PBL			Dynamic power manager			
DDR_mc1:DDR			Beat burst mode	8 beat burst	Warning: DDR3 must use 4-beat burs	
DDR_mc2:DDR	~		Timing mode	1T Timing		
SaAnalysispointsManager 9/080-core0	r.apconfig —		2	Full Strength		
			Concurent auto-prechar			
🗄 🗁 CFG		-	Control Configuration 2			
🖻 🗁 Debug_Settings			DLL Reset	00	DDR_SDRAM_CFG_2	
Hardware_Debug_core0			DQS Configuration	Use differential DQS signals	The DDR SDRAM control config	uration register 2 provides more control configuration for the DDR controller.
	~		ODT Configuration	Assert ODT to internal IOs only durin		
			Number of posted refres			
Components Library 🛛			Use guad-ranked DIMM			
Categories Alphabetical Assistan	it CPUs		Address Parity	Disabled		
				Disabled		
Component	Component		Corrupted data feature			
🖃 🗁 Configuration Tools			Use mirrored DIMMs	ves		
	Peripheral Ini		Clock Control	·		
BL PBL	Peripheral Ini		Clock adjust	Clock will be launched 7/8 applied cycl		
_			ZQ Calibration	Enabled		
			Normal Operation Short	64 clocks	96 ns	
			Normal Operation Full Ca		383.8 ns	



#### DDR Step 4: Generate DDR Config File

	irch Project Run Profiler Pro		■ ■ 目 物 - 相 -	*5 6 • => -		
oject Panel 🛛			nt Inspector			
2020rdb-core0	<u> </u>	Properties				
∮ p4080			mpore			
🗁 Documentation	n 📃	Name		Value	Details	
🗁 Generated_Co			ponent name	DDR_mc1		
📄 ddrCtrl_1.	cfg 🔶 2	Devi		DDR_Controller_1	DDR_Controller_1	
ddrCtrl_2.	ang l		ory type Data Rate	DDR 3 1333 MHz	Warning: DDR3 must use 4-beat burs DDR Bus Clock: 667 MHz	
🔤 InitDdrReg			e of DIMM	Unbuffered DIMMs	DDR BUS CIOCK: 667 MHZ	
🔤 InitDdrReg			mode	64-bit bus	Warning: DDR3 must use 4-beat burs	
p4080_v2	_Ods_ddr.c		AM Control Configura		warning: DDR3 must use 4-beat burs	
PBL1.pbl			Control Configuration			
Sources			SDRAM self refresh di			
ProcessorExpe	New		<ul> <li>ECC (Error Checking a</li> </ul>			
Conrie	Open		Dynamic power mana			
	Open With		Beat burst mode	8 beat burst	Warning: DDR3 must use 4-beat burs	
Cpus	Open with		Timing mode	1T Timing		
🗄 🍘 Si 🗎	Сору	Ctrl+C	I/O Driver Impedance	Full Strength		
🖃 🥟 Embel 💼	Paste	Ctrl+V	Concurent auto-prech	ar Enabled		
	Delete	Delete				
- 🗿 D	Move		🛛 🚺 InitDdrRe	gisters_1.c 🚺 💽 main.c		
🧑 р	Rename	F2				
	Import	. –	******	********************	*########	
menomente Libro	Export		sorExpert DDR	Tool memory initial:	ization #	
gories Alphab	Export		##################################	******************	*****	
gones Alphab	Refresh	F5				
ponent	Show in Remote Systems view		stroller 1 Reg	gisters		
Configuratio	Clean Selected File(s)		CFG			
	Build Selected File(s)			110 0x47040000		
🕒 🤀 PBL			0AT 2000.	10 071010000		
1	Generate Processor Expert Code		BNDS			
	Run As		mem.1 OxFE0080	000 0x3F	3	
	Debug As		2			
	Profile As		BNDS			
	Team		mem.1 0xFE0080	08 0x0040007F		
	Compare With		<b>'</b>			
	Replace With		CONFIG			
	Properties	Alt+Enter	mem.1 OxFE0080	080 0x80044202		
	Preprocess		CONFIG			
	Disassemble		E Contraction	)84 0x80004202		
	Make Targets		•			
	· · · · · · · · · · · · · · · · · · ·		CONFIG 2			
	Show In Windows Explorer		CONTIG 2			



## DDR Step 5: Adapt CW Config File

#### • Open the CW config file you want to adapt

D:\Program Files\Freescale\CW PA v10.1\PA\PA\_Support\Initialization\_Files\QorIQ\_P4\ P4080DS\_init\_core0.tcl

#### • Replace DDR1 config section with the one from:

D:\Profiles\b08844\workspace\p4080\Generated\_Code\ ddrCtrl\_1.tcl

• Use the new config file with your stationary project



Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodelWarrior, ColdFire, ColdFire, C-Ware, the Energy Efficient Solutions logo, Kinetis, mohileGT, PEG, PowerQUICC, Processor Expert, QortQ, Qoriva, StarCore, Symphony and VortiQa are trademarks of Freescale Semiconductor, Inc., Rey U.S. Pat. & Tm. Off. Aritats, Beekit, BeeStack, CoreNet, Flexis, Layerscape, MagnY, MXC, Platform in a Package, QontQ Converge, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTMOS, Tower, TurboLink, Vlybrid and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2013 Freescale Semiconductor, Inc.



# **Device Tree Editor**

Lab 5: Changing the Hardware Device Tree

Freescale, the Freescale loga. AltiVec, C-5. CodeTEST, CodeWarrior, ColdFire, ColdFire, C-Ware, the Energy Efficient Solutions logo, Kinetis, mobileGT, PEG, PowerQUICC, Processor Expert, QorlQ, Qoriva, StarCore, Symphony and VoriQa are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat, & Tm. Off. Airfast, Beekit, BeeStack, CoreNet, Flexis, Layerscape, MagniV, MXC, Platrom in a Package. Cond Qonverge, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTMOS, Tower, TurbuLink, Vybrid and Xtimsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2013 Freescale Semiconductor, Inc.



#### **Device Tree Hands-on**

What we will do:

- Define hardware device tree for P4040 starting from P4080 device tree
  - Import the P4080 (which has 8 cores)
  - Configure to P4040 (which has 4 cores)
  - Note P4080 and P4040 are same SOC otherwise
- Walk through the next slides using QCS Hardware Device Tree editor to solve this scenario



Freescale, the Freescale logo, AltiVec, C-5, Code TEST, Code/Warrior, Cold/Fire, Cold/Fire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, mobileGT, PEG, PowerOUICC, Processor Expert, QorlQ, Qoriva, StarCore, Symphony and Vortiga are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airfast, BeeKil, BeeSlack, CoreNet, Flexis, Layerscape, MagniV, MXC, Platformin a Package, QorlQ Oonverge, QUICCE Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTINOS, Tower, TurbuLink, Vybrid and Xinnis care trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners: 2013 Freescale Semiconductor, Inc.

#### **Device Tree Step 1: Create New Project**

	nabes Prayert 👘 🔛 🔯	
Create a GeriQ Contr		New QorlQ Configuration Project 📰 🔲 🔀
Channe the location for the	e neu preied.	vices
Property and a principal	50	dect the SoC you would like to use
E uns default to alor	and the second se	1941 - 197
in the second	Sec. Sec.	c to be used:
	to be	ype filter test
		# P2
Constant Devel 53t Source Relator Mark		# P3 = P4
	· · · · · · · · · · · · · · · · · · ·	P40e0_v1_0
pen Pathul Ctri+3h		-P4040_v2_0
en Fie_		P4080_v1_0
Cirie a		P4000 V2 0
w M Chil+D		
the second se	tel Meta alla Cava	080_v2_0
Cirie I		and the full
The frame		
G Cass	N. Contraction of the second s	
- P1	CHAN	🥌 New QorlQ Configuration Project 🛛 📃 🗖 🔀
1	. otdalo	Device Tree
544		
i-stch workspace 🔹 👔	New Gorky Configuration Project	Hardware Device Tree
Restart	AND ADDRESS AND ADDRESS AND ADDRESS ADDRES	
Carlos Ca	oolset selection	<pre> <pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre>
Coport roje c	Choose what do you want to configure	
Properties Alt+Enter		Input file: files\b05648\Desktop\PEx\Device Tree\dts\p4080ds.dts  Browse
Ed 0	Components to be selected	
Example F	type filter text	Select the device tree file to be imported.
a second a second se	E Conponents	
Tutorials	DOCR	
and the second se	Device Trees	
and the second second		
Project Im		7-2
		scale"
and a second second		miconductor
Go to Wor		1998 (1998)
	200-001-10-002A	
D	Sevice Tree (DT) tool.	
		Cancel
	(?) < Bady, Next > Frich Card	and I
<u>&gt;</u>		
fraacala		
freescale <sup>™</sup>		78 Freescale, the Freescale logo, AltiVec, C-5, Code TEST, CodeWartior, ColdFire, ColdFire-, C.Ware, the Energy Efficient Solutions logo, Kinets, mobileG Processor Expert, OptiQ, Optives, StarCore, Symphony and VortiCar are transmiss of Freescale Semiconducty. Inc., Reg. U.S. Pett, & Tru. Off. Aritast, Evolutional UNC Patienting in a Packasa, Oncid Occusient, Olicity Center, Bedury, Elev. Sedescrue the Sedesc

eeKit. BeeStack. CoreNet. Flexis, Layerse, MagniV, MXC, Platform in a Package, QorlQ Qonverge, QUICC Engine, Ready Play, SafeAssure, the SafeAssure togo, SMARTINOS, Tower, Turbuchik, Vybrid and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2013 Freescale Semiconductor, Inc.


#### **Device Tree Step 1: Create New Project (cont.)**

- 1. Steps:
  - File -> New -> QorlQ Configuration Project
  - enter Project name -> Next
  - select SoC (p4080\_v2\_0) -> Next
  - select «Device Trees» component -> Next
  - browse to an existing p4080ds.dts file -> Finish
- 2. Wait while the device tree component is updating with the imported data
- 3. Expand *ProcessorExpert.pe -> Embedded Components ->* click on *DT1: HWDeviceTree* component
- 4. The imported dts file is added under *Imported\_Files* folder
- 5. Open generated device tree file *Generated\_Code/P4080\_v2\_0.dts*. At this moment the imported dts and the generated one are identical



#### **Device Tree Step 2: Remove Unnecessary Nodes**

- 6. Search for CPU nodes in the tree view; you should see 8 cores with 3 properties each
- 7. Delete cpu4-cpu7, you have two options:



Delete one node at a time. After each deletion, dts file is automatically generated.



Select all 4 nodes and press delete. To reflect the modifications in the graphical editor too, save the file (Ctrl+S).



Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, mobileGT, PEG, PowerQUICC, Processor Expert, CortQ, Corivva, StarCore, Symphony and VortiQa are trademarks of Freescale Semiconductor, Inc., Rev, U.S. Pat, & Tm. Off. Airfast, BeeKit, BeeStaek, CoreNet, Flexis, Layerscape, MagniV, MXC, Platform in a Package, CortQ Converge, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTMOS, Tower, TurboLink, Vjbrid and Xitrisic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2013 Freescale Semiconductor, Inc.

#### **Device Tree Step 3: Solve Validation Errors**

- 8. Look in the Properties view -There are 8 errors
- 9. Click on each error and go to the corresponding line in the device tree file
- 10. There are undefined references in some nodes pointing to the removed cpus: bman-portal@10000 bman-portal@14000 bman-portal@18000 bman-portal@1c000 qportal4 qportal5 qportal6 qportal7
- 11. Remove the above nodes in a similar manner
- 12. Save your changes

185	bman-porta1010000 {						
186	$cell-index = \langle 0x4 \rangle;$						
187	<pre>compatible = "fsl,p4080-bman-portal", "fsl,bman-portal";</pre>						
188	reg = <0x10000 0x4000 0x104000 0x1000>;						
189	cpu-handle = <\$cpu4>;						
190	interrupt	s = <0x71 C	x2 0x0 0x0>;				
191	};						
192							
193	bman-portal@	14000 (					
194	cell-inde	x = <0x5>;					
195	compatibl	e = "fsl,p4	080-bman-port	al", ":	isl,bman-po	ortal";	
196	reg = <0x	14000 0x400	0 0x105000 0	(1000>;			
1	cpu-handle = <&cpu5>;						
197	200.00 A01000 2020 A0100 A0100		100				
197	200.00 A01000 2020 A0100 A0100		·;				
100	intervent		100				
	200.00 A01000 2020 A0100 A0100		100				
100	Console Rogress		100				
Problems	Console Rogress		100	Locat	Туре		
Problems X errors, 0 warning:	Console Console	s - 20473 c	1w3 DwD DwD>.	Locat	Туре		
Problems 🔀 errors, 0 warning: Description 🔺 Errors (8 it	Console Console	s - 20473 c	1w3 DwD DwD>.	Locat	Type Device Tree		
Problems X errors, 0 warning: Description A S S Errors (8 it Windefit	Console To Progress s, 0 others	6 - 201173 5 5 Resource P4080_v2	Path	1			
Problems X errors, 0 warning: Description A C S Errors (8 it Oundefi	Console Console Progress () others ems) ned reference cpu-handle	Resource	Path	line 189	Device Tree		
Problems X errors, 0 warning: Description A Control Co	Console Roprogress Console Ropr	Resource	Path /prj/Generated	line 189 line 197	Device Tree Device Tree		
Problems X errors, 0 warning: Description Control Con	Console R Progress Console R Pr	Resource P4080_v2 P4080_v2 P4080_v2	Path /pri/Generated /pri/Generated /pri/Generated	line 189 line 197 line 205	Device Tree Device Tree Device Tree		
Problems X errors, 0 warning: Description A C Undefi O Undefi O Undefi O Undefi	Console Rorers Conso	Resource P4060_v2 P4060_v2 P4060_v2 P4060_v2	Path /pri/Generated /pri/Generated /pri/Generated /pri/Generated /pri/Generated	line 189 line 197 line 205 line 213	Device Tree Device Tree Device Tree Device Tree		
Problems X errors, 0 warning: Description A S Errors (8 it Undefi Undefi Undefi Undefi Undefi Undefi	Console Rorers Conso	Resource P4080_v2 P4080_v2 P4080_v2 P4080_v2 P4080_v2 P4080_v2	Path /pri/Generated /pri/Generated /pri/Generated /pri/Generated /pri/Generated /pri/Generated	line 189 line 197 line 205 line 213 line 288	Device Tree Device Tree Device Tree Device Tree Device Tree		



Freescale, the Freescale logo, AttiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, mobileGT, PEG, PowerQUICC, Processor Expert, OorlQ, Ooriva, StarCore, Symphony and VorliQa are trademarks of Freescale Semiconductor, Inc., Reg, UZ, SPL & Tm. Off. Airtast, BeeKit, BeeStack, CoreNet, Flexis, Layerscape, MegniV, MXC, Platform in a Package, OorlQ Converge, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTIMOS, Tower, TurboLink, Vyhid and Xinsis: are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. 2013 Freescale Semiconductor, Inc.

#### **Device Tree Step 4: P4040 Device Tree**

- 13. Go to Search menu -> select Device Tree Search tab -> enter cpus text -> press Search
- 14. In Search view select the found matches associated with the generated file
- New device tree has 4 cores and looks as follows:

Sourch						
W File Search W Task Search   W C/C++ Search	V Davke Tree Search W Java Search W Pk	a-in Search				
Containing text:						
que	👻 🖾 Case s	enstive.				
(* - any string, ? - any character, 1 - escape for Renals	•2\)	r expression				
File name patterns:						
1	Choose	hart				
Patterns are separated by a comma (* = any string, 7 = an	P. C.					
Consider derived resources	🔊 *Component Inspector 🛛	Basic Adv	vanced Expert 🚹 🏱 🗖 🗋	P4080_v2_0	.dts 🕄	- 6
Scope	HWDeviceTree	Properties		96		<u>~</u>
Workspace O Selected resources C Exclaims	🗘 🗘 🕀 📭 🖓 🖄	Name	Value	970	cpus (	
O Working set:	😑 device-tree	Name	cpu0: PowerPC,4080(	98	<pre>#address-cells = &lt;0x1&gt;;</pre>	
	aliases	Parent	cpus. rowerre, rooot	99	<pre>#size-cells = &lt;0x0&gt;;</pre>	
	☐ cpus ☐ cpu0: PowerPC,4080@0	Properties	3	100 1019 102		
(?) Customer		🖃 Property	-0.0		<pre>cpu0: PowerPC,4080@0 {     device type = "cpu";</pre>	
	L2_0: l2-cache ⊕ cpu1: PowerPC,4080@1	Name	device_type	102	reg = <0x0>;	
Problems 🖵 Console 🔍 Progress 🚽 Search 🔝	cpu2: PowerPC,4080@2	Value	"cpu"	104	next-level-cache = $\langle \&L2 \rangle$ ;	
pus' - 12 matches in workspace	E cpu3: PowerPC,4080@3	🖃 Property	1.5879G	105	nexc-rever-cache - (ana_0),	
s 🖆 pr)	memory	Name Value	<pre>reg &lt;0x0&gt;</pre>	1069	L2 0: 12-cache {	
IF Concurrentation	😠 bman-portals@ff4000000	Property	<0x0>	107	next-level-cache = <&cpc>;	
= • P4080_v2_0.dts	😟 qman-portals@ff4200000	Name	next-level-cache	108	37	
Dis lanat	soc: soc@ffe000000	Value	<8L2 0>	109	1;	
in imported_files	rapidio0: rapidio@ffe0c0000	1013.330		110		
	<ul> <li></li></ul>			1113	cpu1: PowerPC,408001 ([]	
				119	);.	
	pci2: pcie@ffe202000     pci2: pcie@ffe202000			120.		
	⊞ fsl,dpaa			1210	cpu2: PowerPC,408002 {[]	
				129	);[	
				130		
				1310	cpu3: PowerPC,408003 (	
				139	);[]	
				140	812	
				141	):	~
		< UC		147		>



#### **Device Tree Step 5: Apply and Test Changes**

processor :0 cpu e500mc clock : 1499.985000MHz : 2.0 (pyr 8023 0020) revision : 99.99 bogomips processor :1 cpu :e500mc :1499.985000MHz clock : 2.0 (pvr 8023 0020) revision bogomips :99.99 :2 processor :e500mc CDU clock :1499.985000MHz revision : 2.0 (pvr 8023 0020) bogomips :99.99 : 3 processor e500mc CDU clock :1499.985000MHz revision : 2.0 (pvr 8023 0020) bogomips : 99.99 processor : 4 e500mc cpu clock :1499.985000MHz : 2.0 (pvr 8023 0020) revision bogomips : 99.99 : 5 processor cpu e500mc clock :1499.985000MHz : 2.0 (pvr 8023 0020) revision :99.99 bogomips processor :6 cpu :e500mc clock :1499.985000MHz : 2.0 (pvr 8023 0020) revision bogomips :99.99 processor :7 e500mc CDU clock :1499.985000MHz : 2.0 (pvr 8023 0020) revision bogomips : 99.99 total bogomips : 799.99 timebase : 49999500 platform : P4080 DS : fsl.P4080DS model : 4096 MB Memory eesc

processor : 0 cpu : e500mc clock : 1499.985000MHz revision : 2.0 (pvr 8023 0020) bogomips : 99.99

processor : 1 cpu : e500mc clock : 1499.985000MHz revision : 2.0 (pvr 8023 0020) bogomips : 99.99

processor : 2 cpu : e500mc clock : 1499.985000MHz revision : 2.0 (pvr 8023 0020) bogomips : 99.99

processor : 3 cpu : e500mc clock : 1499.985000MHz revision : 2.0 (pvr 8023 0020) bogomips : 99.99

total bogomips : 399.99 timebase : 49999500 platform : P4080 DS model : fsl,P4080DS Memory : 4096 MB

- On a Linux® machine, create the device tree binaries before and after changes
- Boot the Linux kernel on a p4080DS board
- Check the number of CPUs that Linux kernel sees before and after changes (use /proc/cpuinfo command)
- You should obtain the results from left side, only 4 cores are in use with the new device tree

Freescale, the Freescale logo, AthVec, C-5, Code TEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, mobileGT, PEG, PowerQUICC, Processor Expert, QorlQ, Qoriva, StarCore, Symphony and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg. U.2, S.P.at. & Tm. Off. Aritast, Beekft, BeeStack, CoreNet, Flexis, Layerscape, MagniV, MXC, Platform in a Package, QorlQ Converge, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTIMOS, Tower, TurbcLink, Vlpkid and Xinisia are trademarks of Freescale Semiconductor, Inc. At other product or service names are the property of their respective owners. B 2013 Freescale Semiconductor, Inc.

#### Conclusions

- The sequence of steps for modifying hardware device trees has been presented
- The benefits of using Hardware Device Tree tool are:
  - First device tree editor including two modes for editing, GUI and text
  - Easy to understand device trees structure due to the visual representation
  - Supports device tree bindings and validation
  - Allows users to add their own device trees
  - Provides features for all the main aspects of hardware device trees
  - It is an editor and a validation tool for creating valid and well-formed device trees
  - Works on Linux and Windows hosts





# **DPAA** Configuration


Lab 6: Using Data Path Graphs to configure the DPAA

Freescale, the Freescale loga. AltiVec; C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire, C-Ware, the Energy Efficient Solutions logo, Kinetis, mobileGT, PEG, PowerQUICC, Processor Expert, QorlQ, Qoriva, StarCore, Symphony and VoriQa are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat, & Tm. Off. Airfast, Beekit, BeeStack, CoreNet, Flexis, Layerscape, MagnV, MXC, Platform in a Package, QorlQ Converge, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTMOS, Tower, TurboLink, Vybrid and Ximsic are trademarks of Freescale Semiconductor, Inc. All other productor service names are the property of their respective owners. © 2013 Freescale Semiconductor, Inc.



#### **DPAA Hands-on – Problem Statement**

- Receive 1GE traffic on first FMAN
- Split incoming traffic in IP frames and others
- Frames with specified IP source are directed in specified FQIDs and then in SW Portal 0






#### **DPAA Hands-on – QCS Solution**

- Build PCD configuration according to hands-on requirements
- Additional 1 FQ ranges and 1 FMan port channel to be used for transmission

#### FMan1 PCD flow:


- Traffic received by FM1 port1 is split in IP frames and other frames by: Policy1, ipv4 distribution
- IP frames classified in one of the 3 defined ranges of IP source are directed into FQIDs 43-45
- All other IP frames are classified by MAC destination and are directed into FQIDs 46 & 47
- All other non IP frames are directed in FQID 32





#### Lab 4: DPAA Hands-on


- 1. Create a new QCS project called Lab4
  - 1. Choose P4080 rev2.0
  - 2. Choose a DPAA component and select empty component
- 2. Maximize the DPAA Component Inspector





Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, mobileGT, PEG, PowerQUICC, Processor Expert, QortQ, Qoriva, StarCore, Symphony and VortiQa are trademarks of Freescale Semicondudor, Inc., Reg, U.S. Pat. & Tm. Off. Airtast. Beek/t, BeeStack, CoreNet, Flexis, Layerscape, MagniV, MXC, Platform in a Package, OorlQ Converge, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTIMOS, Tower, TurbuLink, Vlydid and Xirinsia are trademarks of Freescale Semicondudor, Inc. All other product or service names are the property of their respective owners. 2013 Freescale Semicondudor, Inc.


#### **Explore the Graphing Interface**





Freescale, the Freescale logo, AltiVec, C-5, Code TEST, Code/Warrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, mobileGT, PEG, PowerQUICC, Processor Expert, QorlQ, Qoriva, StarCore, Symphony and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg, U.2, S.P.at & Tm. Off. Alfrast, BeeKit, BeeStack, CoreNet, Flaxis, Layerscape, MagnV, MXC, Platform in a Package, Qon/Q Qonverge, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTIMOS, Tower, Turbuchink, Vlydi and Xinisia care trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. @ 2013 Freescale Semiconductor, Inc.

## **The Graphing Palette**






Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire, C-Ware, the Energy Efficient Solutions logo, Kinetis, mobileGT, PEG, PowerQUICC, Processor Expert, QnrlQ, Qorivva, StarCore, Symphony and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat, & Tr.m. CH, Harts, Beeklit, BeeSlack, CoreNet, Flexis, Layerscape, MagniV, MXC, Pletform in a Package, QorlQ Qonverge, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo. SMARTINOS, Tower, TurbuCink, Vybrid and Xitnis are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2013 Freescale Semiconductor, Inc.

#### Add a Set of Frame Queues


- 1. QMan configuration:
  - 1. Add a FQIDs range (FQR1) for enqueued frames and configure: FQId=1 and count=200
  - 2. Switch to QMan tab and make the following settings: *Total FQIDs=150000, Fqd/Pfdr mem partition=Primary DDR non-cacheable*





## **Configure a SW Portal Configuration:**


- 1. Add SW Portal0 channel
- 2. Link FQIDs1 to WQ0 of SW Portal0





## **Define the Parse Classify Distribute Configuration**

- Add a Policy1 to split IP frames traffic and then a link from port FM1 P2 to receive incoming frames
- Add a distribution for IP frames and extract IPv4 protocol then configure: QBase = 39






Freescale, the Freescale logo, AltiVec, C-S, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, mobileGT, PEG, PowerQUICC, Processor Expert, CortQ, Ooriva, StarCore, Symphony and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg, U.S. Pat, & Tm. Off. Airtast, Beek/it, BeeStack, CoreNet, Flexis, Layerscape, MagniV, MXC, Pilatform in a Package, OxrlQ Ownrege, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTIMOS, Tower, TurboLink, Vlpkid and Xithisic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2013 Freescale Semiconductor, Inc.

#### Link the Distributions to the Policy


- 1. Add a Pass through distribution for other non IP frames and configure: QBase = 32
- 2. Link Policy1 to IPv4 distribution and then to Pass through in this order





#### Add a Classification


 Add a classification for IP source and extract ipv4.src and remove ethernet.type



Main Entries
Name Classification 1
Extract:
Protocol header fields
○ Non-header field
Available protocol fields
foffset ttl nextp hchecksum Extract field for tcp for tcp for gre pppoe
Extracted protocol fields




#### Link IPv4 Distribution to ipv4.src Classification





Freescale, the Freescale logo, Atilvec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, mobileGT, PEG, PowerQUICC, Processor Expert, OorlQ, Onriva, StarCore, Symphony and VorfiQa are trademarks of Freescale Semiconductor, Inc., Reg, U2, SPL & Tm. Off. Airtast, Beek/it, BeeStack, CoreNet, Flexis, Layerscape, MegniV, MXC, Platform in a Package, OorlQ Oonverge, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTIMOS, Tower, TurboLink, Vyhid and Xinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. 2013 Freescale Semiconductor, Inc.

# Add a Classification and Extract ethernet.dst and remove ethernet.type






Freescale, the Freescale logo, AttiVec, C-5, Code TEST, Code/Warrior; ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, mobileGT, PEG, PowerQUICC, Processor Expert, Qorl(), Qoriva, StarCore, Symphony and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg. U.Z. P.at. & Tm. Off. Aritast, BeeKl, BeeSlaek, CoreNet, Flexis, Layerscape, MagniV, MXC; Platform in a Package, QorlQ Comverge, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTINOS, Tower, Turbulink, Vlybrid and Xinisia are trademarks of Freescale Semiconductor, Inc. At other product or service names are the property of their respective owners. @ 2013 Freescale Semiconductor, nc.

## **Establish 3 Classification Paths**

1.Link ipv4.src classification to ethernet.dst classification2.Draw 3 links from ipv4.src classification to FQIDs1





## **Configure ipv4.src Classification Entries**

- 1. Select the ipv4.src classification
- 2. Go to the Entries tab in Property Panel
- 3. Set ethernet.dst Classification2: on-miss entry


ntries					
Destination Type/Name	Condition	Action	IP Fragmentation		]
QMan/FQR1	on-hit	Enqueue	None	*	
QMan/FQR1	on-hit	Enqueue	None	¥	Up
QMan/FQR1	on-hit	Enqueue	None	¥	
Classification/Classification2	on-miss	🕗 Goto Classification2 👘	None	w.	Down
QMan	on-miss	Enqueue 💌	None	w.	C
					Add drop entr

- 4. To FQIDs1:
  - 1. Data=0x20EEEE20 / Mask=FF0000FF / Queue base=0000002B
  - 2. Data=0x30303030 / Mask=FFFFFFF / Queue base=0000002C
  - 3. Data=0x10101010 / Mask=FFFFFFF / Queue base=0000002D



#### **Configure the ethernet.dst Entries**

- 1. Link Pass through distribution to FQIDs1
- 2. Draw 2 links from ethernet.dst classification to FQIDs1
- 3. Configure ethernet.dst classification Entries to FQIDs1:
  - 1. Data= 0a7a76000000 / Mask=FFFFF0000000 / Queue base=0000002E
  - 2. Data= 555555000000 / Mask= FFFFF0000000 / Queue base= 0000002F





## **Configure the FMan Port**

- 6. FMan 1 Port 1 configuration:
  - 1. Port name= fm0port01 / MAC address=00:04:9f:00:02:66 / Interface=RGMII / Speed=1Gbps
  - 2. Enable *Loopback* and *Reset on Init*
  - 3. Enable Rx port: *Error FQId=20 / Default FQId=20*
  - 4. Enable Tx port: *Error FQId=40 / Default FQId=0*
  - 5. Add and use BufferPool0: Number of buffers=100 / Buffer pool Id=0 / Buffer Size=51200
- 7. FMan 1 Tx configuration:
  - 1. Channel for FM1 Port 1:
    - 1. Add a FQIDs range (FQR2) used to transmit frames on FM1 and configure: FQId=201 and count=1
    - 2. Add FM1 port1 channel
    - 3. Link FQIDs2 to FM1 port1 channel WQ0




## **DPAA Hands-on Generated Code Usage**

#### <u>HW configuration</u>

- P4080 v2.0
- Loopback on FM ports used
- SW configuration
  - CodeWarrior PA 10.1.2
  - NetCommSw v4.5
- <u>Usecase running</u>
  - Import DpaaQcsUseCases, NetCommSw and UserEnv for P4080
  - Replace generated code files:
  - luser\env\bare\UseCases\comm on\controller\DPAA\QCS
    - fmc\_config.c
    - dpc\_struct.h
  - Clean & build project
  - Run on target
  - Receive output





Freescale, the Freescale logo, AltiVec, C-S, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, mobileGT, PEG, PowerQUICC, Processor Expert, CortQ, Ooriva, StarCore, Symphony and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg, U.S. Pat, & Tm. Off. Airtast, Beek/it, BeeStack, CoreNet, Flexis, Layerscape, MagniV, MXC, Pilatform in a Package, OxrlQ Ownrege, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTIMOS, Tower, TurboLink, Vlpkid and Xithisic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2013 Freescale Semiconductor, Inc.

#### **DPAA Hands-on Usecase Output Report**

Use a serial terminal to receive usecase output

#### Input frames

<ul> <li>Frames transmitted by usecase on FMAN port2: (5 frames on FM0 Port)</li> </ul>	***** ************* **************	NetComm Device Drivers Version 4.5 built on May 28 2012			
- IPV4					
- IPV4/UDP	Usage: > <command/> [options] [ Type ? for help.	[arg1 argN]			
- VLAN	NČSW>				
- ARP	====> Executing Test: DPAA Bas DPAA QCS use case	ic #1:			
- IPV4/TCP		le/NetComm_Software_4_5/GA_4.5/NetCommSw/Peripheral			
Output report	Code]: FMan-Controller code (ver 106.2.2) loaded to IRAM. Sending 5 frames on Port_1G_fm1_p2tx from FQR2				
<ul> <li>Frames received are enqueued according to PCD:</li> </ul>	Frame received on Q: 0x2d from Frame received on Q: 0x2e from Frame received on Q: 0x20 from Frame received on Q: 0x20 from	rom FQR: FQR1 From FQR: FQR1			
FM0 Port1:	Frame received on Q: 0x20 from FQR: FQR1				
FQID=45(0x2D)	====> Test DPAA Basic #1 Passe	d !			
FQID=46(0x2E)					
FQID=32(0x20)	<<< All tests passed successfu	11y ! >>>			
FQID=32(0x20)	System is terminating Farewell !				
FQID=46(0x2E)					



Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinelis, mobileGT, PEG, PowerQUICC, Processor Expert, OorlQ, Ooriwa, StarCore, Symphony and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg, U.2, Set & Tm. Off. Alrtast, BeeKi, BeeSlack, CoreNet, Flexis, Layerscape, MegniV, MXC, Platform in a Package, OorlQ Onruerge, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTINOS, Tower, Turbulink, Vybrid and Xinisia are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of thir respective owners. © 2013 Freescale Semiconductor, Inc.

## **DPAA Hands-on Output Analysis**

Output analysis

- FMan0:
  - Frame1: IPV4 Frame IP src = 16.16.16.16 : IP frame -> IP miss -> MAC match -> Enqueued: FQID=45(0x2D)
  - Frame2: IPV4/UDP Frame MAC dst = 0a:7a:76:5b:67:e9 : IP frame -> IP miss -> MAC match -> Enqueued: FQID=46(0x2E)
  - Frame3: VLAN/non-IPV4 Frame: non-IP frame -> Enqueued: FQID=32(0x20)
  - Frame4: ARP/non-IPV4 Frame: non-IP frame -> Enqueued: FQID=32(0x20)
  - Frame2: IPV4/TCP Frame MAC dst = 0a:7a:76:5b:67:e9 : IP frame -> IP miss -> MAC match -> Enqueued: FQID=46(0x2E)



#### **DPAA Hands-on Conclusions**

- Outcome generated code for DPAA Hands-on:
  - In order to accomplish DPAA hands-on requirements the following initialization code must be written:
    - 220 lines of XML code
    - 750 lines of C code
- Benefits of using QCS DPAA:
  - By using QCS DPAA tool the same result can be accomplished as follows:
    - Requested configuration accomplished in approximately ten minutes
    - Configuration done by using a few mouse clicks and visual parameters settings
    - Provides an easy-to-understand overview of the entire DPAA hands-on architecture
    - DPAA tool helps accomplish your desired configuration
      - by highlighting valid choices and prevent you making invalid selections
      - by performing automatic constraints checking
      - by providing instant access to configuration settings
      - by displaying relevant summary of current configuration
      - by immediate code generation at request in any stage of your work



