




QorIQ Configuration Suite Tool Introduction

APF-ENT-T0579

Greg Hemstreet
Software Engineering Manager,
Processor Expert Team



April 2013

Freescale, the Freescale logo, Altivec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, Qorivva, StarCore, Symphony and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airfast, BeeKit, BeeStack, CoreNet, Flexis, Layerscape, MagniV, MXC, Platform in a Package, QorIQ Converge, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTMOS, Tower, TurboLink, Vybrid and Xttrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2013 Freescale Semiconductor, Inc.





Promise

- **Before you leave today you will**
 - Understand why configuration tools will help you
 - Have a basic understanding of what will be available
 - Have undergone a basic walkthrough of the tools
 - Used actual configurations and modified them based on customer requests to configure:
 - RCW – pre-boot loader settings
 - DDR – memory controller settings
 - Device Trees – Linux® hardware device tree settings
 - Data Path graphs – configuring the DPAA
 - Know where to get more information




Agenda

- **Explore why a configuration suite is important**
- **Describe how people get the tools**
- **Who is using QCS?**
- **Review each tool**
- **Pre-boot loader / RCW configuration**
- **DDR configuration**
- **Device Tree Editor**
- **Data Path graphs and configuring the DPAA**
- **Summary**
- **Where to get more information...**
- **Walkthrough Labs – backup slides**
 - Lab1: Pre-boot loader / RCW Configuration
 - Lab2: DDR configuration
 - Lab3: Device Tree Editor
 - Lab4: Data Path graphs and configuring the DPAA



Why QorIQ Configuration Suite?

- Configuration of QorIQ processors is increasing in complexity
 - Even more complexity is around the corner
 - We support many, many configuration settings
- Reference manuals are huge and intimidating to new customers
- Configuration problems during board bring-up are HARD and COSTLY
- Learning command line tools requires more training, etc.
- **Solution/Strategy to solve these problems:**
 - **Extensible suite of tools with a common user interface**
 - Consolidate into a common tools framework (Processor Expert)
 - Provide new device support aligned with silicon roadmap
 - Add more configuration tools over time
 - Allow customers to add their own configuration tools to extend what we offer ...



QorIQ Configuration Suite – Now Available!

- **QorIQ Configuration Suite v2.2 is NOW AVAILABLE!!!**
 - Supports all QorIQ and Qorivva devices
 - Works with Eclipse 3.5, Eclipse 3.6, Eclipse 3.7 development tools
 - Pure Java solution for maximum choice of host system support
 - Add-in to CodeWarrior Development Studio for PA, v10.1 or later
 - Available from www.freescale.com/QCS – FREE DOWNLOAD*
- **Includes the following four configuration tools all designed to collaborate on consistent configuration:**
 - PBL tool to define the Reset Control Word bit values and PBI data for the pre-boot
 - BOOTROM generator for those QorIQ without RCW functionality
 - DDR configuration supports setting the controller to a working state for any DDR
 - Data path graphical view helps to define data path configuration for the DPAA.
 - Hardware Device Tree editor supports references, synchronous GUI and XML editing, node validation based on specification bindings
 - Packaged as a separate product with installer and wizard functionality

* Must be a QorIQ customer or under QorIQ NDA for download permission

Actual URL is http://www.freescale.com/webapp/sps/site/prod_summary.jsp?code=PE_QORIQ_SUITE&tid=PEH

Processor Expert for QorIQ – Configuration Suite

Processor Expert - test1/Generated_Code/PBL1.pbl - Eclipse

File Edit Navigate Search Project Run Processor Expert Window Help

Project Panel

- test1
 - Documentation
 - Generated_Code
 - ddrCtrl_1.cfg
 - ddrCtrl_2.cfg
 - InitDdrRegisters_1.c
 - InitDdrRegisters_2.c
 - p4080_v2_0ds_ddr.c
 - PBL1.pbl
 - Sources
 - ProcessorExpert.pe
 - Configurations
 - P4080_v2_0_Cnf
 - Operating System
 - Processors
 - SoC:P4080_v2_0
 - Embedded Components
 - PBL1:PBL
 - DDR_mc1:DDR
 - DDR_mc2:DDR

*Component Inspector

Components Library

Basic Advanced Expert

Properties Import

Name

SerDes PLL and Protocol Configuration

- SerDes Reference Clocks
 - SD_REF_CLK1 [MHz]
 - SD_REF_CLK2 [MHz]
 - SD_REF_CLK3 [MHz]
- SRDS_EN [178]
 - SRDS_PRTCL [128-133]
 - SRDS_RATIO_B1 [136-138]
 - SerDes PLL 1 Clock
 - SRDS_DIV_B1 [139-143]
 - SRDS_DIV_B1 - Lanes A/B [139]
 - SRDS_DIV_B1 - Lanes C/D [140]
 - SRDS_DIV_B1 - Lanes E/F [141]
 - SRDS_DIV_B1 - Lanes G/H [142]
 - SRDS_DIV_B1 - Lanes I/J [143]
 - SRDS_RATIO_B2 [144-146]
 - SerDes PLL 2 Clock
 - SRDS_DIV_B2 [147]
 - SRDS_RATIO_B3 [148-150]
 - SerDes PLL 3 Clock

SRDS_PRTCL [128-133]

SRDS_PRTCL	Bank 1								Bank 2				Bank 3						
	A	B	C	D	E	F	G	H	I	J	A	B	C	D	A	B	C	D	
0x02	PCie1 (2.5G)								Debug (5/2.5G)		XAUI FM2 10GEC				XAUI FM1 10GEC				
0x05	PCie 1 (5/2.5G)				PCie 2 (5/2.5G)				Debug (5/2.5G)		XAUI FM2 10GEC				XAUI FM1 10GEC				
0x08	PCie 1 (5/2.5G)		PCie 3 (5/2.5G)		PCie 2 (5/2.5G)				Debug (5/2.5G)		XAUI FM2 10GEC				XAUI FM1 10GEC				
0x0D	PCie 1 (5/2.5G)		PCie 3 (5/2.5G)		PCie 2 (5/2.5G)		2x SGMII FM2 dtSEC[3:4] (*1)		Debug (5/2.5G)		XAUI FM2 10GEC				XAUI FM1 10GEC				
0x0E	PCie 1 (5/2.5G)		PCie 3 (5/2.5G)		PCie 2 (5/2.5G)		2x SGMII FM2 dtSEC[3:4] (*1)		Debug (5/2.5G)		XAUI FM2 10GEC				XAUI FM1 10GEC				
0x0F	PCie 1 (5/2.5G)		PCie 3 (5/2.5G)		PCie 2 (5/2.5G)		4x SGMII FM2 dtSEC[1:4] (*1)		Debug (5/2.5G)		XAUI FM2 10GEC				Reserved (*1)				
0x10	PCie 1 (5/2.5G)		PCie 3 (5/2.5G)		PCie 2 (5/2.5G)		4x SGMII FM2 dtSEC[1:4] (*1)		Debug (5/2.5G)		XAUI FM2 10GEC				Reserved (*1)				
0x13	sRIO 2								Debug		XAUI FM2 10GEC				XAUI FM1 10GEC				

SerDes Protocol Select
Bits 128-133
For additional information see description of the SRDS_PRTCL field in device documentation.
This item modifies SRDS_PRTCL5..SRDS_PRTCL0 bits in the RCWSR5 register.
Description for the current value (0x05 - Bank 1: A,D: PCie1 (5/2.5G); E,H: PCie2 (5/2.5G); I,J: Debug (5/2.5G); Bank 2: A,B: XAUI FM2 10GEC; C,D: XAUI FM1 10GEC; Bank 3: A,B: XAUI FM2 10GEC; C,D: XAUI FM1 10GEC)

PBL1.pbl ddrCtrl_1.cfg InitDdrRegisters_1.c

```


00000000: AA55 AA55 010E 0100 1014 0000 0000 0000
00000010: 1C1C 5C1C 0000 0000 1412 0000 0000 2000
00000020: F800 0000 0320 0000 0000 0000 0000 0000
00000030: 0000 0000 80D1 8000 8000 0000 0000 0000
00000040: 0000 0000 0000 0000 0900 0000 0000 0000
00000050: 0900 0000 0000 0000 0900 0000 0000 0000
00000060: 0913 8040 815A C935 0913 8080 0000 0000
    
```

Problems Console

0 items


Description	Resource	Path	Locat...	Type
-------------	----------	------	----------	------

Writable Insert 1:1



What's Different About QorIQ Processor Expert?

- **MCUs use Processor Expert to generate source code that is code-size optimized and only includes the minimal functions and operations to support initialization and peripheral drivers**
 - Previously, Processor Expert was included in CodeWarrior only
 - Now, Processor Expert plug-ins can be installed into any Eclipse
- **Processors uses Processor Expert to generate configuration files used in the creation of a bootstrap typically to either Linux or another OS.**
 - Installs as an Eclipse update package (under 20MB)
 - Supports configuration complexity without altering OS / Application software



Installing Processor Expert for QorIQ

- **You need either CodeWarrior for PA 10.1 or later**

OR, you download an Eclipse version for free

OR, you use an existing Eclipse workbench you have installed (Wind River, QNX, GNU, etc.)

- **Processor Expert for QorIQ Configuration Suite installs using the Eclipse updater's “Add new software...” capability**
- **The Configuration Suite is 100% pure Java so it should run on any Eclipse 3.5.1 or later host environment (Windows, Linux, Solaris, Mac OS, 32-bit/64-bit, ...)**




Pre-boot Loader RCW Configuration Tool



Freescale, the Freescale logo, Altivec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, Qorivva, StarCore, Symphony and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airfast, BeeKit, BeeStack, CoreNet, Flexis, Layerscape, MagniV, MXC, Platform in a Package, QorIQ Converge, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTMOS, Tower, TurboLink, Vybrid and Xttrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2013 Freescale Semiconductor, Inc.

Pre-boot Loader (RCW) Configuration



The screenshot shows the Processor Expert IDE with the 'PBL1.pbl' component selected. The 'Component Inspector' window is open, displaying the 'Properties' tab for the 'PBL1.pbl' component. The table below shows the configuration parameters and their values.


Name	Value	Details
Component name	PBL1	
Device	PBL	PBL
PLL Configuration		
System PLL		
SYS_PLL_CFG (bits 0-1)	00 - Platform freq/system ...	
SYS_PLL_RAT (bits 2-6)	00101 - 5:1	
Memory Controller Comp		
MEM_PLL_CFG (bits 8-9)	00 - Lower frequency refe...	
MEM_PLL_RAT (bits 10)	00001 - 1:1 - {sync mode ...	
Core Clusters PLL		
CC1_PLL_CFG	00 - Core cluster PLL 1 ou...	
CC1_PLL_RAT	01000 - 8:1 Async	
CC2_PLL_CFG	00 - Core cluster PLL 2 ou...	
CC2_PLL_RAT	01000 - 8:1 Async	
Core Complexes PLL		
C0_PLL_SEL	0000 - CC1 PLL /1	
C1_PLL_SEL	0000 - CC1 PLL /1	
C2_PLL_SEL	0000 - CC1 PLL /1	
C3_PLL_SEL	0000 - CC1 PLL /1	
SERDES PLL and Protocol		

Pre-boot Loader standard component interface

- Chip version and errata information

- Settings of RCW fields

- Input/Output format selection
- Possibility to add PBI data
- Possibility to import RCW settings






DDR Configuration

DDR Configuration Tool



Freescale, the Freescale logo, Altivec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, Qorivva, StarCore, Symphony and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airfast, BeeKit, BeeStack, CoreNet, Flexis, Layerscape, MagniV, MXC, Platform in a Package, QorIQ Qonverge, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTMOS, Tower, TurboLink, Vybrid and Xttrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2013 Freescale Semiconductor, Inc.

DDR Configuration



- Eclipse-based GUI tool which performs configuration of DDR for QorIQ devices. The configurable parameters are consistent with the JEDEC standard and also with vendor-specific information
- GUI configuration is validated for consistency and meaningful errors/warnings are displayed
- Tool's output is: C file containing memory registers values, CodeWarrior TCL initialization file, uBoot initialization file
- It is integrated into the configuration suite for QorIQ devices

DDR Wizard: Basic Configuration Mode – Custom Configuration

New QorIQ Configuration Project

DDR Configuration
Configured device P5020

Configure: 1st DDR Controller

Configuration mode

- ☒ Auto configuration
- ☐ Import from memory file

DDR Controller

Type: DDR 3

Data Rate: 1333 MT/s

Ranks: 1

Data Bus width: 32 bits

CAS# Latency (tCL): 9 clocks

tRP/tRCD: 13.5 ns

☐ ECC Enabled

DRAM Settings

DRAM Configuration: 1Gb: 256Mb x4

Speed Rating: 1333 MT/s

☐ Registered DIMM

☐ Mirrored DIMM

☐ Quad-Ranked DIMM

Presets

☒ Save

☐ Load Elpida - DDR3 - PC10600 - 2GB - (9-7-7-20)

Select 1st DDR Controller

Auto
configuration
mode

Save
configuration
as a
reusable
preset

DDR Wizard: Basic Configuration Mode – Presets

New QorIQ Configuration Project

DDR Configuration
Configured device P5020

Configure: 1st DDR Controller

Configuration mode

- ☒ Auto configuration
- ☐ Import from memory file

DDR Controller

Type: DDR 3

Data Rate: 1333 MT/s

Ranks: 1

Data Bus width: 32 bits

CAS# Latency (tCL): 9 clocks

tRP/tRCD: 13.5 ns

☐ ECC Enabled

DRAM Settings

DRAM Configuration: 1Gb: 256Mb x4

Speed Rating: 1333 MT/s

☐ Registered DIMM

☐ Mirrored DIMM

☐ Quad-Ranked DIMM

Presets

☐ Save

☒ Load

Open Presets Folder

Select 1st DDR Controller


- Elpida - DDR3 - PC10600 - 2GB - (9-7-7-20)
- Elpida - DDR3 - PC10600 - 2GB - (9-7-7-20)
- Samsung - DDR3 - PC10600 - 2GB - (9-9-9-24)
- Hynix - DDR3 - PC10600 - 2GB - (9-9-9-24)
- Elixir - DDR3 - PC10600 - 2GB - (9-9-9-24)
- Nanya - DDR3 - PC10600 - 2GB - (9-9-9-24)
- Micron - DDR3 - PC10600 - 2GB - (9-9-9-24)

Finish Cancel

Auto
configuration
mode

Load a
preset

DDR Wizard: Import Memory Dump Mode



DDR Wizard: Import Memory Dump Mode

Error
notifications

New QorIQ Configuration Project

DDR Configuration

File or folder not specified

Configure: 1st DDR Controller

Configuration mode

☐ Auto configuration

☒ Import from memory file

Import File or folder not specified

Input file Browse...

File format S-Record

Endian mode Default (Big Endian)

Addressable Size 1 byte

Beginning memory address read from memory dump file

1st DDR Controller memory address: FE008000 ☒ Use default

Import from a memory dump file the register values for the ddr controller. Import configuration should be done individual for each DDR controller.

?

Finish Cancel



Device Tree Editor


Hardware Device Tree Tool




Freescale, the Freescale logo, Altivec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, Qorivva, StarCore, Symphony and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airfast, BeeKit, BeeStack, CoreNet, Flexis, Layerscape, MagniV, MXC, Platform in a Package, QorIQ Qonverge, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTMOS, Tower, TurboLink, Vybrid and Xttrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2013 Freescale Semiconductor, Inc.

Hardware Device Tree Workflow


Create Project




Configure Component




Generate Code



Select Component




Validate Component




Compile DTS

```
#!/bin/bash
dtc -f -b 0 -p 0x8000 -R 8 -I dts -O dtb $1.dts
```




Explorer Tree View

- Operations on nodes
 - Go back / forward
 - Expand/collapse
 - Ascending/descending sort
 - Insert node
 - Delete node
 - Rename node
 - Other operations
 - Import device tree
 - Include device tree
 - Validate device tree
 - Search in device tree



Search Capability



The screenshot displays the Component Inspector interface. The left pane shows the Device Tree Nodes (DT1) hierarchy. The middle pane shows the Device Tree Properties for the selected 'aliases' node. The right pane shows the Device Tree source code.

Device Tree Properties - aliases

General information
This section describes general information about the selected node

Name: aliases
Parent: device-tree
Lines: 23-101

Properties
This section describes information about the selected node's properties

Name	Value
ccsr	soc
dcscr	dcscr
ethernet0	enet0
ethernet1	enet1
ethernet2	enet2
ethernet3	enet3
ethernet4	enet4
ethernet5	enet5
ethernet6	enet6

Search Dialog

Remote Search | File Search | Task Search | C/C++ Search | **Device Tree Search**

Containing text: serial

Text to be searched based on some criteria

Options

- ☐ Case sensitive
- ☐ Whole word
- ☐ Regular expression

Select zero, one or more options

Scope

- ☐ Workspace
- ☐ Selected resources
- ☐ Enclosing projects


Working set: prj

Buttons: Customize..., Search, Cancel

define
working set

Device Tree Bindings

- Each node has a “binding” representing its schema. It describes what properties are optional or required and what each means.



The screenshot shows the Component Inspector tool with the Device Tree Nodes panel on the left and the Device Tree Properties panel on the right. The selected node is `dma0`. The Properties panel shows the following properties:

Name	Value
<code>#address-cells</code>	1
<code>#size-cells</code>	1
<code>compatible</code>	fsl,eloplus-dma
<code>reg</code>	100300 4
<code>ranges</code>	0 100100 200


A tooltip for the `cell-index` property is shown, indicating it is of type U32 and describes the hardware index of the portal.

On the right side of the screenshot, the Properties panel lists the following properties:

- #address-cells**
Required: yes
Value type: CELLIST
Constraints: not defined
Description: This property may be used in any device node that has children in the device tree hierarchy and describes how child device nodes should be addressed. It defines the number of <u32> cells used to encode the address field in a child node's "reg" property. If missing, a client program should assume a default value of 2.
- #size-cells**
Required: yes
Value type: CELLIST
Constraints: not defined
Description: This property may be used in any device node that has children in the device tree hierarchy and describes how child device nodes should be addressed. It defines the number of <u32> cells used to encode the size field in a child node's "reg" property. If missing, a client program should assume a default value of 1.

Device trees inclusion

- The Include tree allows easy navigation among device tree fragments (dts, dtsi).
- Hovering support for properties and nodes: a tool-tip appears displaying their initial locations.
- Hyperlink detection for `/include/` declarations and device tree references (Ctrl + left click).



- The Interrupts tree represents the hierarchy and routing of interrupts in the platform hardware.
- The left side displays the actual representation of the Interrupt tree starting from the root interrupt controller.
- The right side displays the interrupts sources for the selected device tree node.

The screenshot displays the 'Device Tree Properties' window, specifically the 'Interrupts' tab. The left pane lists various hardware components, including qman-portals, soc-sram-error, memory-controller, and pci. The right pane shows the 'Interrupts' table with columns for 'Interrupt number' and 'Interrupt level/sense'. A dropdown menu is open for interrupt 237, showing options like 'Low to High', 'Active Low', 'Active High', and 'High to Low'. Below this, the 'Domain map' section shows a table for 'Parent interrupts' with columns for 'Child interrupts' and 'Int. 1' through 'Int. 40'. The table shows various interrupt states like 'Disabled', 'Active Low', and 'Active High'.

Memory Map view

- Any hw device tree can be seen as a representation of different Local Access Windows (LAW).
- Each LAW maps to a specified target interface, such as DDR Controller, Localbus, PCI Express, etc.
- Each device tree node having *reg* and *ranges* properties defines a memory range inside/outside Configuration Control and Status Register (CCSR) space area.
- The Memory Map view pops-up automatically when a device tree component is selected inside Component Inspector view.



Device tree views synchronization

- Device tree views
 - GUI <=> text editor symmetry
 - Memory map view => GUI editor symmetry
 - Modifications are reflected in all editors

The screenshot displays the Freescale Component Inspector interface, illustrating the synchronization between different views of the device tree.

Device Tree Nodes: DT1

- l2c@118000
- l2c@119000
- l2c@119100
- serial0: serial@11c500
- serial1: serial@11c600
- serial2: serial@11d500
- serial3: serial@11d600
- gpio0: gpio@130000
- crypto: crypto@300000
- sec_mon: sec_mon@314000
- pme: pme@316000
- qman: qman@318000
- bman: bman@31a000
- rio: rapidio@ffe0c0000
- lbc: localbus@ffe124000
- pci0: pcie@ffe200000
- pci1: pcie@ffe201000
- pci2: pcie@ffe202000
- fsl,dpa

Device Tree Properties

lbc

General information

Properties

This section describes information about the selected node's

Name	Value
reg	f fe124000 0
ranges	0 0 f e8000000
compatible	fsl,p4080-elbc, fsl,elbc
interrupts	25 2 0 0
#address-cells	2
#size-cells	1

Memory Map

ENTIRE ADDRESS SPACE

0xFF FDFD 0000
0xFF FDE FFFF
0xFF F00 0000
0xFF FEF FFFF
0xFF FE00 0000
0xFF FDF FFFF
0xF F803 0000
0xF F802 0000
0xF F801 0000
0xF F800 0000
0xF F7FF FFFF
0xF F440 0000
0xF F420 0000
0xF F400 0000
0xF F3FF FFFF
0xF F000 0000
0xF EFFF FFFF
0xF E800 0000
0xF E7FF FFFF
0xF D100 0000
0xF D100 7FFF
0xF 0000 0000
0xE FFFF FFFF
0xC 6000 0000
0xC 5FFF FFFF
0xC 4000 0000
0xC 3FFF FFFF
0xC 2000 0000
0xC 1FFF FFFF
0xC 0000 0000

lbc: localbus@ffe124000

CCSR

pci2: pcie@ffe202000
pci1: pcie@ffe201000
pci0: pcie@ffe200000

qports: qman-ports@ff4200000
bports: bman-ports@ff4000000

lbc: localbus@ffe124000

dcsr: dcsr@f00000000

pci2: pcie@ffe202000
pci1: pcie@ffe201000
pci0: pcie@ffe200000

DT1HWDDeviceTree.dts

```

1812     };
1813
1814     lbc: localbus@ffe124000 {
1815         reg = <0xf 0xfe124000 0 0x1000>;
1816         ranges = <0 0 0xf 0xe8000000 0x8000000 3 0 0xf 0xffdf0000 0x8000>;
1817         compatible = "fsl,p4080-elbc", "fsl,elbc", "simple-bus";
1818         interrupts = <25 2 0 0>;
1819         #address-cells = <2>;
    
```




DPAAC Configuration


Data Path Graphing Tool



Freescale, the Freescale logo, Altivec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, Qorivva, StarCore, Symphony and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airfast, BeeKit, BeeStack, CoreNet, Flexis, Layerscape, MagniV, MXC, Platform in a Package, QorIQ Qonverge, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTMOS, Tower, TurboLink, Vybrid and Xttrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2013 Freescale Semiconductor, Inc.


DPAA Overview

- **DPAA (Data Path Acceleration Architecture), provides the infrastructure to pass packets to/from cores, hardware accelerators and network interfaces**
- **The architecture contains several hardware components**
 - Frame Manager (FM)
 - Buffer Manager (BM)
 - Queue Manager (QM)
 - HW accelerators: Security (SEC), Pattern Matching Engine (PME)
- **Each hardware component is performing specific operations on the incoming/outgoing frames**
 - BM – Manages data storage buffer pools. Is a shared resource among cores, network interfaces, and HW accelerators
 - FM – supports in-line/off-line packet parsing and initial classification. It enables policing and flow and QoS – based packet distribution to the cores
 - QM – Manages the queuing of data between cores, network interfaces, and HW accelerators
 - SEC – provides cryptographic acceleration
 - PME – high performance hardware pattern matching functionality



QCS DPAA Component Overview

- Flowchart representation of DPAA component is a software solution intended to ease creation of complex DPAA configurations
- Have an intuitive graphical representation
- Easy to understand the overall architecture as well as individual DPAA components
- QCS integrated component designed to ease DPAA configuration for QorIQ devices
- Interactive and user friendly interface in order to provide the best user experience
- Allows customers to easily translate their own data flow into a valid driver configuration
- Designed to deal with complex DPAA user scenarios




```

        <bpool name = "bpool_3"/>
    </bufferpools>
</no>
<nonrx name = "fm0port01tx">
    <errFqid>3</errFqid>
    <dfltFqid>4</dfltFqid>
</nonno>
<mac name = "fm0port01mac">
    <irq>false</irq>
    <addr>0x00049f000266</addr>
    <interface>e_ENET_IF_RGMII</interface>
    <speed>e_ENET_SPEED_1000</speed>
    <resetoninit>true</resetoninit>
    <loopback>true</loopback>
</mac>
    <dpaport name = "dpaportFm0P01"/>
</fmport>

<fmport name = "fm0port03" type = "1G" number = "3" engine = "fm0">
    <rx name = "fm0port03rx">
        <errFqid>1</errFqid>
        <dfltFqid>3</dfltFqid>
        <loadnOffset>0</loadnOffset>
        <bufferpools>
            <bpool name = "bpool_1"/>
            <bpool name = "bpool_2"/>
            <bpool name = "bpool_3"/>
        </bufferpools>
    </no>
    <nonrx name = "fm0port01tx">
        <errFqid>3</errFqid>
        <dfltFqid>4</dfltFqid>
    </nonno>
    <mac name = "fm0port01mac">
        <irq>false</irq>
        <addr>0x00049f000266</addr>
        <interface>e_ENET_IF_RGMII</interface>
        <speed>e_ENET_SPEED_1000</speed>
        <resetoninit>true</resetoninit>
        <loopback>true</loopback>
    </mac>
    <dpaport name = "dpaportFm0P01"/>
</fmport>


<qdr name = "FQIDs_1-100">
    <dest>0x60</dest>
    <workqueue>0</workqueue>
    <force>true</force>
    <fqid>1</fqid>
    <count>100</count>
    <align>128</align>
    <txconfcblo>FQR_TxConfCB</txconfcblo>
</fqdr>

<qdr name = "FQIDs_101-500">
    <dest>0x21</dest>
    <workqueue>2</workqueue>
    <force>true</force>


```

QCS DPAA Component Features (1)


- Default values capability
- Easy access to configuration settings for each DPAA element



Instant display of relevant description for each configuration parameter




Automatic input validation, configuration constraints checking and instant display of relevant conflict messages




QCS DPAA Component Features (2)

- On-the-fly configuration validation by highlighting correct choices and graying out the invalid ones




QCS DPAA Component Features (3)

- Instant display of relevant configuration summary for each DPAA element




QCS DPAA Component Features (4)

- Immediate code generation at user request in any stage of configuration



- Immediate notification for all errors occurred during the code generation process



Import XMLs Feature

- Imports DPAA configuration from Freescale extensions to NetPDL xml based files:
 - DPAA objects
 - Connections between them
 - DPAA objects configuration
 - Automatic update of the objects and links after import is done
- The xml files can be generated using the QCS solution or can be created by hand

DPC Configuration

- this is the file that has to be imported

```
<?xml version="1.0" encoding="utf-8"?>

<dpc xmlns:xi="http://www.w3.org/2001/XInclude">

  <xi:include href="config_guest_0.xml"/>
  <xi:include href="pcd_guest_0.xml"/>

  <bman name = "bman_master">
    <portals>
      <bportal id = "0" irq = "false"/>
    </portals>
    <liodn>20</liodn>
    <irq>false</irq>
  </bman>

  <bufferpool name = "bpool_1">
    <buffers>100</buffers>
    <size>51200</size>
  </bufferpool>

</dpc>
```


PCD Configuration

```
<?xml version="1.0"?>

<netpcd>
  <distribution name="Distribution1">
    <queue count="1" base="0x1"/>
    <action type="classification" name="Classification1"/>
    <protocols>
      <protocolref name="vlan"/>
    </protocols>
  </distribution>
  <distribution name="Distribution2">
    <queue count="2" base="0x2"/>
    <key>
      <fieldref name="ethernet.src"/>
      <fieldref name="llc_snap.type"/>
    </key>
    <protocols>
      <protocolref name="vlan"/>
    </protocols>
  </distribution>
</netpcd>
```

Import XMLs Feature


- The xmls can be imported at project creation time or later after the project is created



Import XMLs Feature – Demo

- Importing files previously generated by the QCS tool won't produce the same output
- The objects' coordinates are not saved in the xmls and are calculated using a “placement algorithm” at the import time

- Import demo:
Using the xmls generated by the hands-on scenario presented in the upper slides






Summary




Freescale, the Freescale logo, Altivec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, Qorivva, StarCore, Symphony and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airfast, BeeKit, BeeStack, CoreNet, Flexis, Layerscape, MagniV, MXC, Platform in a Package, QorIQ Qonverge, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTMOS, Tower, TurboLink, Vybrid and Xttrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2013 Freescale Semiconductor, Inc.



Summary

You should now

- Be familiar with the QorIQ Configuration Suite basics
 - v1 supports PBL & DDR configuration (available now)
 - v2 adds Device Tree and DPAA Graphing tools (preview in July)
- **Solution/Strategy**
 - **Extensible suite of tools to solve these problems**
 - Consolidate into a common tools framework (Processor Expert)
 - Provide new device support aligned with silicon roadmap
 - Add more configuration tools over time
 - Allow customers to add their own configuration tools to extend what we offer...



Processor Expert for QorIQ ... For More Info

- Processor Expert for QorIQ Configuration Suite
 - http://www.freescale.com/webapp/sps/site/prod_summary.jsp?code=PE_QORIQ_SUITE&tid=PEH
- Freescale's Processor Expert landing page
 - http://www.freescale.com/webapp/sps/site/prod_summary.jsp?code=PROCESSOR-EXPERT&tid=PEH
 - <http://www.processorexpert.com/>
- Freescale Software & Tools website
 - http://www.freescale.com/webapp/sps/site/homepage.jsp?code=DEVELOPER_HOME
- Freescale Component Store – purchasing embedded software
 - http://www.freescale.com/webapp/sps/site/homepage.jsp?code=BEAN_STORE_MAIN&tid=SWnT

Processor Expert for QorIQ Configuration Suite Product Summary Page - Microsoft Internet Explorer provided by Freescale

http://www.freescale.com/embedded/processors/.../summary.jsp?code=PE_QORIQ_SUITE&id=PEH

File Edit View Favorites Tools Help

Employee Home - Summary 3, Enabling Technologies Processor Expert for Qor...

freescaler
semiconductor

Contact Us Worldwide: United States | 中国 | 日本 | 한국 | 台湾 | Login My Freescale

Products Applications Design Resources Support Sample and Buy About

Enter Part Number 33
Enter Keyword 22

Gregory's Freescale Login Annotate this Page Browse History My Recommendations Page Actions

Freescale » Processor Expert and Embedded Components » Available Embedded Components » PE_QORIQ_SUITE

Processor Expert for QorIQ Configuration Suite

Overview Documentation Downloads Training & Support

The QorIQ Configuration Suite is designed to simplify the configuration of our most complex and powerful devices. The configuration suite is a set of tools for configuring the QorIQ devices to a known working state from silicon reset to avoid the typical board bring up issues that exist in most complex applications with custom hardware designs. This suite of tools is implemented as a set of components, each of which knows the details of the silicon control registers, configuration specifics, muxing rules and the necessary value ranges for all the configuration properties. Leveraging Processor Expert technology as a framework for these embedded components makes it easy to align tools with new silicon products and support upgraded models. Processor Expert technology, and therefore the Configuration Suite, is designed as a set of plug-ins that function within a standard Eclipse IDE environment, such as CodeWarrior Development Studio.

Users will create a QorIQ Configuration Project that defines all imported and generated configuration files (and/or source code) so that a version control system can be used. A simple wizard is used to select basic configuration values and to define default settings. The Component Inspector window is used to modify each property. Each property is automatically evaluated to ensure that the values are correct and consistent with each other. Each tool has a set of criteria that is applied to ensure the configuration set is properly defined, including checks with the other tools for consistent configuration of the entire QorIQ silicon product. Each component generates output in the form necessary for configuration (FEL data in hex format, DDR configuration source code for u-boot, fmc and data, Device Tree source files for dts, and so forth). Every tool and property has tool tip style documentation signed with the product manuals.



Supported Devices

P2040: QorIQ P2040/P2041 Low-End Quad-Core Communications Processors with Data Path
P3041: QorIQ P3041 Quad-Core Communications Processors with Data Path
P4040: QorIQ P4040 Quad-Core Communications Processors with Data Path

See All

Featured Documentation

QORIQSPROCEXU0: Processor Expert Users Guide
QORIQSGETSTARTEDU0: Configuration Suite Users Guide
QORIQCSINSTALLU0: Installation Users Guide

Current Updates and Releases

QorIQConfigSuite_3.5.x_Galileo: Configuration Suite installer for Eclipse 3.5.x (Galileo)
QorIQConfigSuite_3.6.x_Helios: Configuration Suite installer for Eclipse 3.6.x (Helios)

This Software Includes:

Customer Application

Stacks Applications
Drivers APIs Libraries
OS BSP HAL Hypervisor

Processor

Eclipse Based Tools

Eclipse Compatibility

- Eclipse-Galileo (v3.5.x)
- Eclipse-Helios (v3.6.x)
- CodeWarrior Development Studio

Training & Events

Processor Expert Orientation
Freescale Technology Forum

Connect With Us

Software Meets Silicon Blog by Freescale's software experts

YouTube Twitter Facebook LinkedIn

Feedback

See what other engineers are interested in: What's This?

Supporting the Most Sophisticated Customers...

FUTURE ELECTRONICS CO.LTD ADVA OPTICAL NETWORK AEONIUM
SERVICES LTD ALCATEL-LUCENT ALCATEL-LUCENT AG ALVARION ARROW
ELECTRONICS ASB AVNET ELECTRONICS BARCO N.V. CANOGA PERKINS
CEAC INT'L CES CREATIVE ELECTRONIC CHANGWON UNIV. CISCO CISCO
SYSTEMS CONTINUOUS COMPUTING CRYPTO AG CYAN INC DIALOGIC, INC.
DSPACE GMBH EDIXIA EMBEDDED SOLUTIONS EMCOSYS FUTURE ELECT
INC GAMMA SP. Z O.O. GE INTELLIGENT PLATFORMS LTD GIGAMON
SYSTEMS GUODIAN NANJING AUTOMATION HEIDENHAIN GMBH IEP GMBH
INTERFACE CONCEPT IPWIRELESS ISKRATEL ELECTRONICS ITEC
CONSULTING AS JUNIPER NETWORKS JUNIPER NETWORKS INDIA KDS
KOLL MORGENKONTROL MODULAR COMPUTERS KPIT CUMMINS
INFO SYSTEMS LTD -3 COMMUNICATIONS A LOCKHEED MARTIN
AERONAUTICS CO. MAGNETI MARELLI MOTORSPORT MERCURY
COMPUTER SYSTEMS MIRANDA TECHNOLOGIES MOTOROLA MOBILITY INC.
MYSTICAL ROSE TECHNOLOGIES NARI NETWORKS NKB VS PURESILICON,
INC. REDCOM LABORATORIES INC ROHDE & SCHWARZ ROHDESCHWARZ
GMBH CO. KG ROSS VIDEO SASSET CHENGDU SERVERGY SERVERGY INC.
SIMENA SOUTHERN FEDERAL UNIVERSITY SUSQUEHANNA INTERNATIONAL
GROUP LLP TECHNOLOGY OF INFINITY THERMO FISHER SCIENTIFIC WB
ELECTRONICS S.A. WINDRIVER WT MICROELECTRONICS CO. ZODIAC
AEROSPACE

QorIQ Configuration Suite



QorIQ Configuration Suite

Lab 1: Installing QCS



Freescale, the Freescale logo, Altivec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, Qorivva, StarCore, Symphony and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airfast, BeeKit, BeeStack, CoreNet, Flexis, Layerscape, MagniV, MXC, Platform in a Package, QorIQ Qonverge, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTMOS, Tower, TurboLink, Vybrid and Xttrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2013 Freescale Semiconductor, Inc.



Installing QCS

- **Download QCS2.1Training.zip**
- **Skip if you already have QCS v2.1 installed**
 - Setup for labs:
 - Create a directory where you have read/write permissions
 - Eg C:/QCS21 ... from now on, we'll call this directory <qcs>
 - If you already have QCS installed, use that directory as <qcs>
- **Copy the QCS2.1Training.zip “\labs” directory into <qcs>**
- **Follow the instructions in**
 <qcs>/labs/ QORIQCSINSTALLUG.pdf



Pre-boot Loader


Lab 2: Custom Hardware Configuration




Pre-boot Loader Hands-on

- **Step 1: Import and decode low speed config rcw_0x10_5g_rev2_low.bin.txt**
 - Platform clock : 600MHz
 - Core clock : 1.2GHz
 - FMAN1/2 clock : 450 MHz
 - DDR clock : 600MHz (1.2GHz)
- **Step 2: Use PBL tool to increase clock speed up to**
 - Platform clock : 800MHz
 - Core clock : 1.5GHz
 - FMAN1/2 clock : 600 MHz
 - DDR clock : 650MHz clock (1.3GHz)
- **Step 3: Use PBL tool to generate new RCW and compare outcomes with rcw_0x10_5g_rev2_high.bin.txt**
- **Step 4: Change Serdes Config to support 8 Gbe, compare result with rcw_0x16_all_rev2_high.bin**

Pre-Boot Loader Step 1: Create a New Project



Pre-boot Loader Step 2a: Import rcw_0x10_5g_rev2_low.bin.txt



Pre-boot Loader Step 2b: See Differences Highlighted

Processor Expert - p4080ds_0/Generated_Code/PBL1.pbl - CodeWarrior Development Studio

File Edit Navigate Search Project Run Profiler Processor Expert Window Help

Project Panel

- p4080ds_0
 - Documentation
 - Generated_Code
 - Sources
 - ProcessorExpert.pbl
 - Configurations
 - P4080_v2_0_Cnf
 - Operating System
 - Cpus
 - SoC: P4080_v2_0
 - Embedded Components
 - DDR_mcl1:DDR
 - PBL1:PBL
 - SaAnalysispointsManager.apconfig

Component Inspector

Properties Import

Name	Value	Details
System Clock	100.000 MHz	
System PLL		
SYS_PLL_CFG [0-1]	0b01 - Platform freq/system PLL targeting 533-666 MHz operation	
SYS_PLL_RAT [2-6]	0b00110 - 6:1	
Platform Clock	600.000 MHz	
DDR Reference Clock	100.000 MHz	
Memory Controller Complex		
MEM_PLL_CFG [8-9]	0b01 - Higher frequency reference clock	
MEM_PLL_RAT [10-14]	0b01100 - 12:1 - (async mode only) 80.6 MHz cutoff	
DDR PLL Output Clock	600.000 MHz	
Core Clusters PLL		
Core Complexes PLL		
C0_PLL_SEL [96-99]	0b0000 - CC1 PLL /1	
Core 0 PLL Clock	1.200 GHz	
C1_PLL_SEL [100-103]	0b0000 - CC1 PLL /1	
Core 1 PLL Clock	1.200 GHz	
C2_PLL_SEL [104-107]	0b0000 - CC1 PLL /1	
Core 2 PLL Clock	1.200 GHz	
C3_PLL_SEL [108-111]	0b0000 - CC1 PLL /1	
Core 3 PLL Clock	1.200 GHz	
C4_PLL_SEL [112-115]	0b1100 - CC4 PLL /1	
Core 4 PLL Clock	1.200 GHz	
C5_PLL_SEL [116-119]	0b1100 - CC4 PLL /1	
Core 5 PLL Clock	1.200 GHz	
C6_PLL_SEL [120-123]	0b1100 - CC4 PLL /1	
Core 6 PLL Clock	1.200 GHz	
C7_PLL_SEL [124-127]	0b1100 - CC4 PLL /1	
Core 7 PLL Clock	1.200 GHz	
Other PLL		
LBC Clock	37.500 MHz	
PME Clock	300.000 MHz	
PM1 Clock	450.000 MHz	
PM2 Clock	450.000 MHz	

Components Library

Categories Alphabetical Assistant CPUS

- QorIQ
 - P2
 - P4040_v1_0
 - P4040_v2_0
 - P3
 - P4040_v1_0
 - P4040_v2_0
 - P5

Changed values are highlighted after import.

PBL1.pbl

```

00000000: A&55 A&55 010E 0100 4C5B 0000 0000 0000
00000010: 1818 1818 0000 CCCC 4046 4000 3C3C 2000
00000020: FE80 0000 6100 0000 0000 0000 0000 0000
00000030: 0000 0000 008B 6000 0000 0000 0000 0000
00000040: 0000 0000 0000 0000 0813 8040 7588 7A7A
  
```

Pre-boot Loader Step 3: Increase Platform Clock

Name	Value	Details
System Clock	100.000 MHz	
System PLL		
SYS_PLL_CFG [0-1]	0b00 - Platform freq/system PLL targeting 667 MHz and above operation	
SYS_PLL_RAT [2-6]	0b01000 - 8:1	
Platform Clock	800.000 MHz	
DDR Reference Clock	100.000 MHz	
Memory Controller Complex		
MEM_PLL_CFG [8-9]	0b01 - Higher frequency reference clock	
MEM_PLL_RAT [10-14]	0b01100 - 12:1 - (async mode only) 80.6 MHz cutoff	Memory Controller Complex PLL settings.
DDR PLL Output Clock	600.000 MHz	
Core Clusters PLL		
Core Complexes PLL		
C0_PLL_SEL [96-99]	0b0000 - CC1 PLL /1	
Core 0 PLL Clock	1.200 GHz	
C1_PLL_SEL [100-103]	0b0000 - CC1 PLL /1	
Core 1 PLL Clock	1.200 GHz	
C2_PLL_SEL [104-107]	0b0000 - CC1 PLL /1	
Core 2 PLL Clock	1.200 GHz	
C3_PLL_SEL [108-111]	0b0000 - CC1 PLL /1	
Core 3 PLL Clock	1.200 GHz	
C4_PLL_SEL [112-115]	0b1100 - CC4 PLL /1	
Core 4 PLL Clock	1.200 GHz	
C5_PLL_SEL [116-119]	0b1100 - CC4 PLL /1	
Core 5 PLL Clock	1.200 GHz	
C6_PLL_SEL [120-123]	0b1100 - CC4 PLL /1	
Core 6 PLL Clock	1.200 GHz	
C7_PLL_SEL [124-127]	0b1100 - CC4 PLL /1	
Core 7 PLL Clock	1.200 GHz	
Other PLL		
LBC Clock	50.000 MHz	
PME Clock	400.000 MHz	
FM1 Clock	450.000 MHz	
FM2 Clock	450.000 MHz	

Changing the ratio to 8:1 makes platform clock 800 MHz

600 Mhz → 800 Mhz

And also changes the LBC and PME clocks

Pre-boot Loader: Change Clock Ratios

Changing the CC1/CC4 PLL_RAT for cores to 15:1 sets core clocks to 1.5 GHz


Name	Value	Details
Memory Controller Complex		
MEM_PLL_CFG [8-9]	0b01 - Higher frequency reference d...	
MEM_PLL_RAT [10-14]	0b01100 - 12:1 - (async mode only) ...	
DDR PLL Output Clock	600.000 MHz	
Core Clusters PLL		
CC1_PLL_CFG [64-65]	0b00 - Core cluster PLL 1 output freq...	
CC1_PLL_RAT [66-70]	0b01111 - 15:1 Async	
Core Cluster 1 PLL Clock	1.500 GHz	
CC2_PLL_CFG [72-73]	0b00 - Core cluster PLL 2 output freq...	
CC2_PLL_RAT [74-78]	0b01111 - 15:1 Async	
Core Cluster 2 PLL Clock	1.500 GHz	
CC3_PLL_CFG [80-81]	0b01 - Core cluster PLL 3 output freq...	
CC3_PLL_RAT [82-86]	0b01001 - 9:1 Async	
Core Cluster 3 PLL Clock	900.000 MHz	
CC4_PLL_CFG [88-89]	0b00 - Core cluster PLL 4 output freq...	
CC4_PLL_RAT [90-94]	0b01111 - 15:1 Async	
Core Cluster 4 PLL Clock	1.500 GHz	
Core Complexes PLL		
C0_PLL_SEL [96-99]	0b0000 - CC1 PLL /1	
Core 0 PLL Clock	1.500 GHz	
C1_PLL_SEL [100-103]	0b0000 - CC1 PLL /1	
Core 1 PLL Clock	1.500 GHz	
C2_PLL_SEL [104-107]	0b0000 - CC1 PLL /1	
Core 2 PLL Clock	1.500 GHz	
C3_PLL_SEL [108-111]	0b0000 - CC1 PLL /1	
Core 3 PLL Clock	1.500 GHz	
C4_PLL_SEL [112-115]	0b1100 - CC4 PLL /1	
Core 4 PLL Clock	1.500 GHz	
C5_PLL_SEL [116-119]	0b1100 - CC4 PLL /1	
Core 5 PLL Clock	1.500 GHz	
C6_PLL_SEL [120-123]	0b1100 - CC4 PLL /1	
Core 6 PLL Clock	1.500 GHz	
C7_PLL_SEL [124-127]	0b1100 - CC4 PLL /1	
Core 7 PLL Clock	1.500 GHz	

1.2 GHz → 1.5 GHz

CC1 clocks core 0-3
CC4 clocks core 4-7

Note: Please change CC2 also, even if unused, to reach exact high rcw

Pre-boot Loader: Increase DDR Output Clock



Set
MEM_PLL_RAT
to 13:1

650 MHz → 1.3 GHz



Pre-boot Loader Step 6: Increase FMAN1/2 Speed

Name	Value	Details
Memory Controller Complex		
MEM_PLL_CFG [8-9]	0b01 - Higher frequency reference cl...	
MEM_PLL_RATE [10-14]	0b01101 - 13:1 - (async mode only) ...	
DDR PLL Output Clock	650.000 MHz	
Core Clusters PLL		
CC1_PLL_CFG [64-65]	0b00 - Core cluster PLL 1 output freq...	
CC1_PLL_RATE [66-70]	0b01111 - 15:1 Async	
Core Cluster 1 PLL Clock	1.500 GHz	
CC2_PLL_CFG [72-73]	0b00 - Core cluster PLL 2 output freq...	
CC2_PLL_RATE [74-78]	0b01111 - 15:1 Async	
Core Cluster 2 PLL Clock	1.500 GHz	
CC3_PLL_CFG [80-81]	0b00 - Core cluster PLL 3 output freq...	
CC3_PLL_RATE [82-86]	0b01100 - 12:1 Async	
Core Cluster 3 PLL Clock	1.200 GHz	
CC4_PLL_CFG [88-89]	0b00 - Core cluster PLL 4 output freq...	
CC4_PLL_RATE [90-94]	0b01111 - 15:1 Async	
Core Cluster 4 PLL Clock	1.500 GHz	
Core Complexes PLL		
Other PLL		
LBC Clock	50.000 MHz	
PME Clock	400.000 MHz	
FM1 Clock	600.000 MHz	
FM2 Clock	600.000 MHz	
SerDes PLL		
SerDes PLL and Protocol Config		
Misc. PLL-Related Configuration		
DDR_SYNC [184]	0b0 - Both DDRs in asynchronous mode	
Boot Configuration		
Clocking Configuration		
PME_CLK_SEL [224]	0b0 - Platform Clock /2	
FM1_CLK_SEL [225]	0b1 - Core Cluster PLL 3 /2	
FM2_CLK_SEL [226]	0b1 - Core Cluster PLL 3 /2	
DRAM_LAT [230-231]	0b01 - 8-8-8, 9-9-9, 10-10-10, 11-11...	
DDR_RATE [232]	0b0 - Refer to hardware specification...	


Set
CC3_PLL_RATE
to 12:1 to set
Frame Manager
clocks

450 MHz → 600 MHz

Pre-boot Loader Step 7 – Generate Upgraded RCW




Generating the PBL provides the same RCW as the high-speed RCW seen in the SDK



Pre-boot Loader Step 8: Change Serdes for 2 x 4 SGMII

- Starting from previous rcw_0x10_5g_rev2_high.bin.txt config, let's adapt Serdes protocol configuration to allow 2x4 SGMII



SRDS_PRTCL
0x10 to 0x16

Table 5. SerDes Lane Multiplexing/Configuration

Bank 1										Bank 2				Bank 3			
A	B	C	D	E	F	G	H	I	J	A	B	C	D	A	B	C	D
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	14	16	17
SLOT 1		SLOT 2		SLOT 3				Aurora Conn.		SLOT 4				SLOT 5			

P4080DS slots
as per
user manual

Pre-boot Loader Step 9: Adapt Serdes Clocks

Name	Value	Detail
Description	SERDES 8; please refer to the P4080 ...	
RCW Source	LBC FCM (NAND Flash)	
PLL Configuration		
SerDes PLL and Protocol Configuration		
SerDes Reference Clocks		
SRDS_EN [178]	0b1 - SerDes enabled	
SRDS_RATIO_B1 [136-138]	0b010 - 25:1	
SerDes PLL 1 Clock	3.125 GHz	
SRDS_DIV_B1 [139-143]		
SRDS_DIV_B1 - Lanes A/B [139]	0b0 - Divide by 1 off of Bank 1 PLL	
SRDS_DIV_B1 - Lanes C/D [140]	0b0 - Divide by 1 off of Bank 1 PLL	
SRDS_DIV_B1 - Lanes E/F [141]	0b0 - Divide by 1 off of Bank 1 PLL	
SRDS_DIV_B1 - Lanes G/H [142]	0b0 - Divide by 1 off of Bank 1 PLL	
SRDS_DIV_B1 - Lanes I/J [143]	0b0 - Divide by 1 off of Bank 1 PLL	
SRDS_RATIO_B2 [144-146]	0b000 - 10:1	
SerDes PLL 2 Clock	1.250 GHz	
SRDS_DIV_B2 [147]	0b0 - Divide by 1 off of Bank 2 PLL	
SRDS_RATIO_B3 [148-150]	0b000 - 10:1	
SerDes PLL 3 Clock	1.250 GHz	
SRDS_DIV_B3 [151]	0b0 - Divide by 1 off of Bank 3 PLL	
SRDS_LPD_B1 [152-161]		
SRDS_LPD_B1 - Lane A [152]	0b0 - Lane not powered down	
SRDS_LPD_B1 - Lane B [153]	0b0 - Lane not powered down	

PBL1.pbl

```



00000000: AA55 AA55 010E 0100 105A 0000 0000 0000
00000010: 1E1E 181E 0000 CCCC 5840 0000 3C3C 2000
00000020: FE80 0000 6100 0000 0000 0000 0000 0000
00000030: 0000 0000 008B 6000 0000 0000 0000 0000
00000040: 0000 0000 0000 0000 0813 8040 B163 99E2
  
```

SRIO requires
3.125 Ghz on Bank1 lane
E,F,G,H.
Set to Divide by 1.

Set
SRDS_RATIO_B2
to 10:1

SGMII requires **1.250 GHz**
on Bank2 and Bank3

PBL Step 9: Generate Pre-boot Loader and Compare with the RCW Provided in the SDK



Generating the PBL now provides us the same RCW than the RCW seen in the SDK2.3

```
fsl@Ubuntu-32bit:/mnt/hgfs/DebianShare/QorIQSDK_02_03_00B/images/boot/p4080ds/R_RRRSS_0x16$ ls
hv-lp-lnx-agent.dtb hv-lp-lnx-host.dtb rcw_0x16_all_rev2_high.bin rcw_0x16_all_rev2_low.bin
hv-lp-lnx.dtb hv-4p-lnx-lnx-lwe-lwe.dtb rcw_0x16_all_rev2_high.bin.txt rcw_0x16_all_rev2_low.bin.txt
fsl@Ubuntu-32bit:/mnt/hgfs/DebianShare/QorIQSDK_02_03_00B/images/boot/p4080ds/R_RRRSS_0x16$ xxd rcw_0x16_all_rev2_high.bin
00000000: aa55 aa55 010e 0100 105a 0000 0000 0000 .U.U.....Z.....
00000010: 1e1e 181e 0000 cccc 5840 0000 3c3c 2000 .....X@..<< .
00000020: fe80 0000 6100 0000 0000 0000 0000 0000 ....a.....
00000030: 0000 0000 008b 6000 0000 0000 0000 0000 .....
00000040: 0000 0000 0000 0000 0813 8040 b163 99e2 .....@.c..
fsl@Ubuntu-32bit:/mnt/hgfs/DebianShare/QorIQSDK_02_03_00B/images/boot/p4080ds/R_RRRSS_0x16$
```



BOOTROM Configuration

Lab 3: Custom Hardware Configuration






- Helps in Power-on Reset (POR) device configuration by definition of values for POR configuration signals and generates overview report including POR value required for each POR configuration pin (device specific)
- Helps in building a configuration file to be used in a boot image creation process (*boot_format*) for various memory interfaces



freescale™
飞思卡尔

BOOTROM Configuration tool


- *Power-on Reset (POR) configuration signal value* – binary value 0b0 represents a signal pulled down to GND and a value 0b1 represents a signal pulled up to Vdd, regardless of the sense of the functional signal name on the signal
- *Configuration file* – data structure including control and configuration words, two parts that needs to be put together with user's code (typically u-boot image) to create booting image for a device



BOOTROM Hands-on

- Step 1: Create configuration project for the P2020 device
- Step 2: Use BOOTROM tool to review & change settings
 - Details:
 - Change CCB and core clocking – 600 / 900 MHz
 - I/O port configuration – required interfaces: PCIe, SRIO and eTSEC
 - boot location – set to boot from SD/MMC card
- Step 3: Observe Power-on Reset overview details
 - Generated overview report – txt/HTML
- Step 4: Use BOOTROM tool to prepare configuration data file for boot image processing
 - Generated configuration file (.dat) – support of booting from on-chip ROM (e.g. eSDHC or eSPI), base data file for boot image processing using external booting utility application
- Step 5: Usage of configuration data file with external booting utility application (*using boot_format - this application is a part of BSP release*)

BOOTROM Step 1: Create a New Project



BOOTROM Step 2: Review & change settings ...

The screenshot displays the Processor Expert for QCS interface with several windows and components highlighted by numbered callouts (1-7):

- 1**: Project Panel showing the project structure.
- 2**: Component Inspector showing the BOOTROM component.
- 3**: Properties window showing the BOOTROM configuration.
- 4**: Project Panel showing the BOOTROM component.
- 5**: Project Panel showing the BOOTROM component.
- 6**: BOOTROM PowerOnReset_Report.txt window showing the Power-On Reset Target Configuration Overview for P2020.
- 7**: BOOTROM Boot_Config.dat window showing the BOOTROM configuration details.

The BOOTROM configuration details include:

- Power-On Reset Configuration**
 - PLL Configuration
 - Device Status
 - Serial Configuration
 - Boot Configuration
 - High Speed I/O Configuration
 - General-Purpose POR Configuration
 - Engineering Use POR Configuration
 - Pin Multiplexing Configuration
 - Miscellaneous Configuration
 - Boot ROM Data Configuration
- Output Configuration**
 - Control Words
 - User's Code Length
 - Source Address
 - Target Address
 - Execution Start Address
 - Configuration Words
 - Data Structure

The BOOTROM Boot_Config.dat window shows the following settings:

- CCB Clock PLL Ratio settings (for information only).**
 - CCB Clock : SYSCLK Ratio: 6:1
 - 600 000 MHz
- cfg_sys_pll [0:2]**
 - Ob010 - 6:1
- POR Signal**
 - Value
 - Pin location
- DDR Complex Clock PLL Ratio settings (for information only).**
 - DDR Complex : DORCLK Ratio: 4:1
 - 400 000 MHz

BOOTROM Step 2: Review & change settings ...

1 Changing the ratios to desired CCB and Core clocking

2

3 Changing I/O Port Selection to have PCIe, SRIO and eTSEC

4 Reviewing eTSEC configuration

Property	Value	Target Value
CCB Clock : SYSClk Ratio	6:1	600.000 Mhz
cfg_sys_pll [0:2]	0b010 - 6:1	400 Mhz → 600 Mhz
e500 Core : CCB Clock Ratio	Core0: 3:2; Core1: 3:2	Core0: 900.000 Mhz; Core1: 900.00...
cfg_core0_pll [0:2]	0b011 - 3:2 (1.5:1)	1600 Mhz → 900 Mhz
cfg_core1_pll [0:2]	0b011 - 3:2 (1.5:1)	

I/O Port Selection	Value	Target Value
cfg_io_ports [0:3]	0b0000	0b1101

eTSEC2 Configuration	Value	Target Value
cfg_sgmi2	Serial Gigabit MII (SGMII)	Serial Gigabit MII (SGMII)
cfg_tsec_reduce	Reduced MII (RMII)	Reduced MII (RMII)
cfg_tsec2_ptctl [0:1]	Reduced Gigabit MII (RGMI)	Reduced Gigabit MII (RGMI)

BOOTROM Step 2: Configuration for SD booting

Component Inspector

Basic Advanced Expert

Properties

Name	Value	Details
Device	BOOTROM	BOOTROM
Power-On Reset Configuration		
PLL Configuration		
CCB Clock : SYSCLK Ratio	6:1	
cfg_sys_pll [0:2]	0b010 - 6:1	
DDR Complex : DDRCLK Ratio	4:1	
cfg_ddr_pll [0:2]	0b001 - 4:1	
e500 Core : CCB Clock Ratio		
Core0: cfg_core0_pll [0:2]	0b011 - 3:2	
Core1: cfg_core1_pll [0:2]	0b011 - 3:2	
Device Status		
SerDes Configuration		
SerDes Reference Clock		
cfg_srd_s_refclk	0b0 - SerDes reference clock 125 M...	Pins {TSEC1588_ALARM_OUT1}
SerDes PLL Time-out Enable		
cfg_srd_s_pll_toe	0b1 - Disable PLL lock time-out co...	Pins {TRIG_OUT}
I/O Port Selection		
cfg_io_ports [0:3]	0b1101 - PCIe 1 (x1) -> SerDes lan...	Pins {TSEC1_TXD[3:1], TSEC2_TX_ER}
Boot Configuration		
Boot ROM Location		
cfg_rom_loc [0:3]	0b1111 - Local bus GPCM 16-bit R...	Pins {TSEC3_TXD[3:1], TSEC1_TX_ER}
Boot Sequencer Configuration		
cfg_boot_seq [0:1]	0b11 - Boot sequencer disabled	Pins {LGPL3/LFWI}
CPU Boot Configuration		
cfg_cpu0_boot	0b1 - CPU allowed to boot (default)	Pins {LA27}
cfg_cpu1_boot	0b0 - CPU boot holdoff	Pins {LA16}
High Speed I/O Configuration		
General-Purpose POR Configuration		
Engineering Use POR Configuration		
Pin Multiplexing Configuration		
eTSEC1 Configuration		
Media Independent Interface (MII)		
cfg_tsec1_reduce	0b1 - eTSEC in standard width mode	Pins {EC_MDC}
cfg_tsec1_ptcl [0:1]	0b01 - eTSEC in MII or RMII mode	Pins {TSEC1_TXD0, TSEC1_TXD7}
eTSEC2 Configuration		
Serial Gigabit MII (SGMII)		
cfg_sgmi2	0b0 - eTSEC in SGMII mode	Pins {LGPL1}
eTSEC3 Configuration		
Serial Gigabit MII (SGMII)		
cfg_sgmi3	0b0 - eTSEC in SGMII mode	Pins {TSEC1588_ALARM_OUT2}
Miscellaneous Configuration		
Boot ROM Data Configuration		

Changing boot location to starts booting from SD card

0b1111 → 0b0111

Boot Configuration		
Boot ROM Location		
cfg_rom_loc [0:3]	0b1111 - Local bus GPCM 16-bit R...	Pins {TSEC3_TXD[3:1], TSEC1_TX_ER}
Boot Sequencer Configuration		
cfg_boot_seq [0:1]	0b11 - Boot sequencer disabled	Pins {LGPL3/LFWI}
CPU Boot Configuration		
cfg_cpu0_boot	0b1 - CPU allowed to boot (default)	Pins {LA27}
cfg_cpu1_boot	0b0 - CPU boot holdoff	Pins {LA16}

Changing boot configuration to allow booting on cpu0

0b0 → 0b1

Boot Configuration		
Boot ROM Location		
cfg_rom_loc [0:3]	0b1111 - Local bus GPCM 16-bit R...	Pins {TSEC3_TXD[3:1], TSEC1_TX_ER}
Boot Sequencer Configuration		
cfg_boot_seq [0:1]	0b11 - Boot sequencer disabled	Pins {LGPL3/LFWI}
CPU Boot Configuration		
cfg_cpu0_boot	0b1 - CPU allowed to boot (default)	Pins {LA27}
cfg_cpu1_boot	0b0 - CPU boot holdoff	Pins {LA16}

BOOTROM Step 3: Observe Power-on reset overview details ...

Report for P2020 BOOTROM PowerOnReset_Report.html

Power-On Reset Target Configuration Overview for P2020

Copyright : 1997 - 2012 Freescale Semiconductor, Inc. All Rights Reserved.

http : www.freescale.com
mail : support@freescale.com

Power-On Reset Configuration settings.

PLL Configuration settings.

CCB Clock PLL Ratio settings (for information only).

CCB Clock : SYSCLK Ratio 6:1 600.000 MHz

cfg_sys_pll [0:2]

0b010 - 6:1

cfg_sys_pll [0:2]	Value	Pin location
POR Signal		
cfg_sys_pll [0]	0b0	LA29
cfg_sys_pll [1]	0b1	LA30
cfg_sys_pll [2]	0b0	LA31

DDR Complex Clock PLL Ratio settings (for information only).

DDR Complex : DDRCLK Ratio 4:1 400.000 MHz

cfg_ddr_pll [0:2]

0b001 - 4:1

cfg_ddr_pll [0:2]	Value	Pin location
POR Signal		
cfg_ddr_pll [0]	0b0	TSEC_1588_CLK_OUT
cfg_ddr_pll [1]	0b0	TSEC_1588_PULSE_OUT1
cfg_ddr_pll [2]	0b1	TSEC_1588_PULSE_OUT2

e500 Core Clock PLL Ratio settings (for information only).

e500 Core : CCB Clock Ratio Core0: 3:2, Core1: 3:2 Core0: 900.000 MHz, Core1: 900.000 MHz

Report for P2020 BOOTROM PowerOnReset_Report.html

Power-On Reset Target Configuration Overview for P2020

Copyright : 1997 - 2012 Freescale Semiconductor, Inc. All Rights Reserved.

http : www.freescale.com
mail : support@freescale.com

Power-On Reset Configuration settings.

PLL Configuration settings.

CCB Clock PLL Ratio settings (for information only).

CCB Clock : SYSCLK Ratio 6:1 600.000 MHz

cfg_sys_pll [0:2]

0b010 - 6:1

cfg_sys_pll [0:2]	Value	Pin location
POR Signal		
cfg_sys_pll [0]	0b0	LA29
cfg_sys_pll [1]	0b1	LA30
cfg_sys_pll [2]	0b0	LA31

DDR Complex Clock PLL Ratio settings (for information only).

DDR Complex : DDRCLK Ratio 4:1 400.000 MHz

cfg_ddr_pll [0:2]

0b001 - 4:1

cfg_ddr_pll [0:2]	Value	Pin location
POR Signal		
cfg_ddr_pll [0]	0b0	TSEC_1588_CLK_OUT
cfg_ddr_pll [1]	0b0	TSEC_1588_PULSE_OUT1
cfg_ddr_pll [2]	0b1	TSEC_1588_PULSE_OUT2

e500 Core Clock PLL Ratio settings (for information only).

e500 Core : CCB Clock Ratio Core0: 3:2, Core1: 3:2 Core0: 900.000 MHz, Core1: 900.000 MHz

BOOTROM Step 4: Prepare configuration data file

Component Inspector

Name	Value
Device	BOOTROM
Power-On Reset Configuration	
PLL Configuration	
Device Status	
SerDes Configuration	
Boot Configuration	
High Speed I/O Configuration	
General-Purpose POR Configuration	
Engineering Use POR Configuration	
Pin Multiplexing Configuration	
Miscellaneous Configuration	
Boot ROM Data Configuration	
Offset	00000000
Output Configuration	SD/MMC
Control Words	
User's Code Length	00080000
Source Address	00001000
Target Address	11000000
Execution Start Address	1107F000
Configuration Words	
Data Structure	(string list)

Callout 1: Device: BOOTROM

Callout 2: Offset: 00000000

Callout 3: User's Code Length: 00080000

Callout 4: Execution Start Address: 1107F000


Callout 1 (Blue bubble): Booting image code length in bytes, e.g. RAM-based special U-Boot image (0x00080000)

Callout 2 (Blue bubble): Starting address of the special U-Boot code as an offset from the SD/MMC card starting address (0x00001000)

Callout 3 (Blue bubble): Address in DDR or SRAM memory in which a booting image and RAM-based U-Boot code is copied to (0x11000000)

Callout 4 (Blue bubble): Execution starting address, this is the first instruction of the U-Boot to be executed (0x1107F000)

BOOTROM Step 4: Prepare configuration data file



Adding configuration pairs (address + data) to be included into configuration data file

Sample DDR configuration data structure

BOOTROM Step 5: Usage of configuration data file with external booting utility application



Control Words

Configuration Words

Use a booting utility *boot_format* from a BSP package for P2020RDB/P102RDB

Once you have installed BSP and let configured Itib to build root file system *rootfs.tar.gz.uboot* for Linux boot. Boot the board using this root file system and *boot_format* utility can be located under:

```
[root@P1020RDB /]# cd /boot_format/  
[root@P1020RDB /boot_format]# ls -l
```

```
-rwxr-xr-x 1 root root 10400 Apr 7 2010 boot_format  
-rw-r--r-- 1 root root 530 Apr 7 2010 config_sram.dat
```

The utility shows how to use it when typing ***./boot_format***

```
Usage: ./boot_format config_file image -sd dev [-o out_config] |  
-spi spiimage
```

<pre>config_file : includes boot signature and config words image : the U-Boot image for booting from eSDHC/eSPI dev : SDCard's device node(e.g. /dev/sdb, /dev/mmcblk0) spiimage : boot image for SPI mode out_config : modified config file for SD mode</pre>

BOOTROM tool generated config file can be used together with U-Boot image and put on an SD/MMC card using command line, e.g. for /dev/mmcblk0:

```
./boot_format BOOTROM1_Boot_Config.dat u-boot.bin -sd /dev/mmcblk0
```



DDR Configuration

Lab 4: Changing the DDR Configuration



DDR Step 1: Dump u-boot DDR Registers

- Deploy SDK2.3 u-boot
- No interleaving
"fsl_dds:ctrlr_intlv=null"
- Use CW to connect and dump DDR1 and DDR2 registers (Memory browser export function)

U-Boot 2010.12-00001-g612800e (Jan 28 2011 - 22:20:46)

CPU0: P4080E, Version: 2.0, (0x82080020)

Core: E500MC, Version: 2.0, (0x80230020)

Clock Configuration:

CPU0:1499.985 MHz, CPU1:1499.985 MHz, CPU2:1499.985 MHz,
CPU3:1499.985 MHz,

CPU4:1499.985 MHz, CPU5:1499.985 MHz, CPU6:1499.985 MHz,
CPU7:1499.985 MHz,

CCB:799.992 MHz,

**DDR:649.994 MHz (1299.987 MT/s data rate) (Asynchronous),
LBC:99.999 MHz**

FMAN1: 599.994 MHz

FMAN2: 599.994 MHz

PME: 399.996 MHz

L1: D-cache 32 kB enabled

I-cache 32 kB enabled

Board: P4080DS, Sys ID: 0x17, Sys Ver: 0x01, FPGA Ver: 0x0c, vBank: 4
36-bit Addressing

Reset Configuration Word (RCW):

00000000: 105a0000 00000000 1e1e181e 0000cccc

00000010: 40464000 3c3c2000 fe800000 61000000

00000020: 00000000 00000000 00000000 008b6000

00000030: 00000000 00000000 00000000 00000000

SERDES Reference Clocks: Bank1=125MHz Bank2=125MHz Bank3=125MHz

I2C: ready

DRAM: Initializing....using SPD

Detected UDIMM(s)

Detected UDIMM(s)

2 GiB left unmapped

DDR: 4 GiB (DDR3, 64-bit, CL=9, ECC on)

Testing 0x00000000 - 0x7fffffff


Testing 0x80000000 - 0xffffffff

Remap DDR 2 GiB left unmapped

Hit any key to stop autoboot: 0

=> md 0xfe008000

DDR Step 2: Import DDR1 and DDR2 Registers Dump Under QCS



DDR Step 3: Review Decoded Configurations

Processor Expert - p4080-core0/Source/main.c - CodeWarrior Development Studio

File Edit Source Refactor Navigate Search Project Run Profiler Processor Expert Window Help

Project Panel

2020rdb-core0

p4080

Documentation

Generated_Code

Sources

ProcessorExpert.pe

Configurations

P4080_v2_0_Cnf

Operating System

Cpus

SoC:P4080_v2_0

Embedded Components

PBL1:PBL

DDR_mc1:DDR

DDR_mc2:DDR

SaAnalysisPointsManager.apconfig

p4080-core0

CFG

Debug_Settings

Hardware_Debug_core0

LCF

Components Library

Categories Alphabetical Assistant CPUs

Component Component...

Configuration Tools

DDR Peripheral Ini...

PBL Peripheral Ini...


*Component Inspector

Properties Import

Name	Value	Details
Component name	DDR_mc1	
Device	DDR_Controller_1	DDR_Controller_1
Memory type	DDR 3	Warning: DDR3 must use 4-beat burs...
DDR Data Rate	1333 MHz	DDR Bus Clock: 667 MHz
Type of DIMM	Unbuffered DIMMs	
Bus mode	64-bit bus	Warning: DDR3 must use 4-beat burs...
SDRAM Control Configuration		
Control Configuration 1		
SDRAM self refresh durin	Enabled	
ECC (Error Checking and	Disabled	
Dynamic power manager	Disabled	
Beat burst mode	8 beat burst	Warning: DDR3 must use 4-beat burs...
Timing mode	1T Timing	
I/O Driver Impedance	Full Strength	
Concurrent auto-prechar	Enabled	
Control Configuration 2		
DLL Reset	no	
DQS Configuration	Use differential DQS signals	
ODT Configuration	Assert ODT to internal IOs only durin...	
Number of posted refres	Don't use	
Use quad-ranked DIMM	no	
Address Parity	Disabled	
Register Control Word	Disabled	
Corrupted data feature	Enabled	
Use mirrored DIMMs	yes	
Clock Control		
Clock adjust	Clock will be launched 7/8 applied cycl...	
ZQ Calibration		
Normal Operation Short	64 clocks	96 ns
Normal Operation Full C	256 clocks	383.8 ns

DDR_SDRAM_CFG_2
The DDR SDRAM control configuration register 2 provides more control configuration for the DDR controller.

DDR Step 4: Generate DDR Config File



DDR Step 5: Adapt CW Config File

- **Open the CW config file you want to adapt**

D:\Program Files\Freescale\CW PA
v10.1\PA\PA_Support\Initialization_Files\QorIQ_P4\
P4080DS_init_core0.tcl

- **Replace DDR1 config section with the one from:**

D:\Profiles\b08844\workspace\p4080\Generated_Code\
ddrCtrl_1.tcl

- **Use the new config file with your stationary project**



Device Tree Editor

Lab 5: Changing the Hardware Device Tree




Device Tree Hands-on

What we will do:

- Define hardware device tree for P4040 starting from P4080 device tree
 - Import the P4080 (which has 8 cores)
 - Configure to P4040 (which has 4 cores)
 - Note P4080 and P4040 are same SOC otherwise
- Walk through the next slides using QCS Hardware Device Tree editor to solve this scenario

Device Tree Step 1: Create New Project



Device Tree Step 1: Create New Project (cont.)


1. Steps:

- File -> New -> QorIQ Configuration Project
 - enter Project name -> Next
 - select SoC (p4080_v2_0) -> Next
 - select «Device Trees» component -> Next
 - browse to an existing p4080ds.dts file -> Finish
2. Wait while the device tree component is updating with the imported data
3. Expand *ProcessorExpert.pe* -> *Embedded Components* -> click on *DT1: HWDeviceTree* component
4. The imported dts file is added under *Imported_Files* folder
5. Open generated device tree file *Generated_Code/P4080_v2_0.dts*. At this moment the imported dts and the generated one are identical

Device Tree Step 2: Remove Unnecessary Nodes

6. Search for CPU nodes in the tree view; you should see 8 cores with 3 properties each
7. Delete cpu4-cpu7, you have two options:


- *Using graphical editor*



Delete one node at a time.
After each deletion, dts file is automatically generated.

OR

- *Using text editor*



Select all 4 nodes and press delete.
To reflect the modifications in the graphical editor too, save the file (Ctrl+S).

Device Tree Step 3: Solve Validation Errors

8. Look in the Properties view - There are 8 errors
9. Click on each error and go to the corresponding line in the device tree file
10. There are undefined references in some nodes pointing to the removed cpus:
bman-portal@10000
bman-portal@14000
bman-portal@18000
bman-portal@1c000
qportal4
qportal5
qportal6
qportal7
11. Remove the above nodes in a similar manner
12. Save your changes

The screenshot shows the P4080_v2_0.dts file in a code editor. The file contains two device tree nodes: bman-portal@10000 and bman-portal@14000. The bman-portal@10000 node has properties: cell-index = <0x4>; compatible = "fsl,p4080-bman-portal", "fsl,bman-portal"; reg = <0x10000 0x4000 0x104000 0x1000>; cpu-handle = <cpu4>; interrupts = <0x71 0x2 0x0 0x0>;. The bman-portal@14000 node has properties: cell-index = <0x5>; compatible = "fsl,p4080-bman-portal", "fsl,bman-portal"; reg = <0x14000 0x4000 0x105000 0x1000>; cpu-handle = <cpu5>; interrupts = <0x73 0x2 0x0 0x0>;. The Problems window shows 8 errors, all of which are "Undefined reference cpu-handle" for the same nodes and properties.

Description	Resource	Path	Locat...	Type
Undefined reference cpu-handle	P4080_v2_...	/prj/Generated_...	line 189	Device Tree...
Undefined reference cpu-handle	P4080_v2_...	/prj/Generated_...	line 197	Device Tree...
Undefined reference cpu-handle	P4080_v2_...	/prj/Generated_...	line 205	Device Tree...
Undefined reference cpu-handle	P4080_v2_...	/prj/Generated_...	line 213	Device Tree...
Undefined reference cpu-handle	P4080_v2_...	/prj/Generated_...	line 288	Device Tree...
Undefined reference cpu-handle	P4080_v2_...	/prj/Generated_...	line 298	Device Tree...
Undefined reference cpu-handle	P4080_v2_...	/prj/Generated_...	line 308	Device Tree...
Undefined reference cpu-handle	P4080_v2_...	/prj/Generated_...	line 318	Device Tree...

Device Tree Step 4: P4040 Device Tree

13. Go to *Search* menu -> select *Device Tree Search* tab -> enter *cpus* text -> press *Search*
14. In *Search* view select the found matches associated with the generated file
 - New device tree has 4 cores and looks as follows:

The screenshot displays the Freescale IDE interface. The **Search** window is open, showing the **Device Tree Search** tab with the search term **cpus**. The **Component Inspector** shows the **HWDeviceTree** component with a tree structure under **device-tree** containing **aliases**, **cpus**, and **memory**. The **Properties** window shows the properties for **cpu0: PowerPC,4080@0**, including **device_type** and **reg**. The **P4080_v2_0.dts** file is open, showing the device tree source code for **cpus** with four cores defined.

```
96
97
98     cpus {
99         #address-cells = <0x1>;
100         #size-cells = <0x0>;
101
102         cpu0: PowerPC,4080@0 {
103             device_type = "cpu";
104             reg = <0x0>;
105             next-level-cache = <&L2_0>;
106
107             L2_0: l2-cache {
108                 next-level-cache = <&cpc>;
109             };
110
111         cpu1: PowerPC,4080@1 {
112             };
113
114         cpu2: PowerPC,4080@2 {
115             };
116
117         cpu3: PowerPC,4080@3 {
118             };
119     };
120
```

Device Tree Step 5: Apply and Test Changes

```
processor : 0
cpu       : e500mc
clock     : 1499.985000MHz
revision  : 2.0 (pvr 8023 0020)
bogomips : 99.99
```

```
processor : 1
cpu       : e500mc
clock     : 1499.985000MHz
revision  : 2.0 (pvr 8023 0020)
bogomips : 99.99
```

```
processor : 2
cpu       : e500mc
clock     : 1499.985000MHz
revision  : 2.0 (pvr 8023 0020)
bogomips : 99.99
```

```
processor : 3
cpu       : e500mc
clock     : 1499.985000MHz
revision  : 2.0 (pvr 8023 0020)
bogomips : 99.99
```

```
processor : 4
cpu       : e500mc
clock     : 1499.985000MHz
revision  : 2.0 (pvr 8023 0020)
bogomips : 99.99
```

```
processor : 5
cpu       : e500mc
clock     : 1499.985000MHz
revision  : 2.0 (pvr 8023 0020)
bogomips : 99.99
```

```
processor : 6
cpu       : e500mc
clock     : 1499.985000MHz
revision  : 2.0 (pvr 8023 0020)
bogomips : 99.99
```

```
processor : 7
cpu       : e500mc
clock     : 1499.985000MHz
revision  : 2.0 (pvr 8023 0020)
bogomips : 99.99
```

```
total bogomips : 799.99
timebase      : 49999500
platform      : P4080 DS
model         : fsl,P4080DS
Memory        : 4096 MB
```



```
processor : 0
cpu       : e500mc
clock     : 1499.985000MHz
revision  : 2.0 (pvr 8023 0020)
bogomips : 99.99
```

```
processor : 1
cpu       : e500mc
clock     : 1499.985000MHz
revision  : 2.0 (pvr 8023 0020)
bogomips : 99.99
```

```
processor : 2
cpu       : e500mc
clock     : 1499.985000MHz
revision  : 2.0 (pvr 8023 0020)
bogomips : 99.99
```

```
processor : 3
cpu       : e500mc
clock     : 1499.985000MHz
revision  : 2.0 (pvr 8023 0020)
bogomips : 99.99
```

```
total bogomips : 399.99
timebase      : 49999500
platform      : P4080 DS
model         : fsl,P4080DS
Memory        : 4096 MB
```

- On a Linux® machine, create the device tree binaries before and after changes
- Boot the Linux kernel on a p4080DS board
- Check the number of CPUs that Linux kernel sees before and after changes (use /proc/cpuinfo command)
- You should obtain the results from left side, only 4 cores are in use with the new device tree

Conclusions

- **The sequence of steps for modifying hardware device trees has been presented**
- **The benefits of using Hardware Device Tree tool are:**
 - First device tree editor including two modes for editing, GUI and text
 - Easy to understand device trees structure due to the visual representation
 - Supports device tree bindings and validation
 - Allows users to add their own device trees
 - Provides features for all the main aspects of hardware device trees
 - It is an editor and a validation tool for creating valid and well-formed device trees
 - Works on Linux and Windows hosts




DPAA Configuration

Lab 6: Using Data Path Graphs to configure the DPAA



DPAA Hands-on – Problem Statement

- Receive 1GE traffic on first FMAN
- Split incoming traffic in IP frames and others
- Frames with specified IP source are directed in specified FQIDs and then in SW Portal 0




DPAA Hands-on – QCS Solution

- Build PCD configuration according to hands-on requirements
- Additional 1 FQ ranges and 1 FMan port channel to be used for transmission


FMan1 PCD flow:

- Traffic received by FM1 port1 is split in IP frames and other frames by: Policy1, ipv4 distribution
- IP frames classified in one of the 3 defined ranges of IP source are directed into FQIDs 43-45
- All other IP frames are classified by MAC destination and are directed into FQIDs 46 & 47
- All other non IP frames are directed in FQID 32



Lab 4: DPAA Hands-on

1. Create a new QCS project called Lab4
 1. Choose P4080 rev2.0
 2. Choose a DPAA component and select empty component
2. Maximize the DPAA Component Inspector



Explore the Graphing Interface

The screenshot displays the 'Processor Expert' software interface. On the left, a 'Graphing Palette' contains icons for various components. The central 'Graphing Panel' shows a grid with two vertical bars, 'FM 1' and 'FM 2', each containing a stack of ports labeled P0, P1, P2, P3, and P0. A callout points to these as 'Frame Manager Ports'. On the right, the 'Properties Panel' is open, showing settings for 'Frame Manager Port not-PCD'. It includes fields for Port Id, Port name, MAC address, Interface, and Speed, along with checkboxes for Loopback, Use IRQ, and Reset on init. Below this, the 'Frame Manager Buffer Pools' section is visible, with a table for buffer pools and parameters like Number of buffers, Shadow mode, Force Buffer Pool Id, Buffer Pool Id, Buffer context mode, Buffer size, Prefix size, Buffer, and Cache line alignment. A callout points to the 'Frame Manager Buffer Pools' section. Another callout points to the 'Graphing Panel' with the text 'Selecting an item on the graphing panel and double-click gets you the properties for that object.' A third callout points to the bottom of the graphing panel, indicating it is a 'Resizable, scrollable view'. The bottom status bar shows 'Ready', 'Zoom 100%', 'Selection', and '644, 547'.

Graphing Palette

Graphing Panel


Properties Panel

Frame Manager Ports

Selecting an item on the graphing panel and double-click gets you the properties for that object.

Resizable, scrollable view



The Graphing Palette



Add a Set of Frame Queues


1. QMan configuration:

1. Add a FQIDs range (FQR1) for enqueued frames and configure: *FQId=1 and count=200*
2. Switch to QMan tab and make the following settings: *Total FQIDs=150000, Fqd/Pfdr mem partition=Primary DDR non-cacheable*




Configure a SW Portal Configuration:

1. Add SW Portal0 channel
2. Link FQIDs1 to WQ0 of SW Portal0




Define the Parse Classify Distribute Configuration

- Add a Policy1 to split IP frames traffic and then a link from port FM1 P2 to receive incoming frames
- Add a distribution for IP frames and extract IPv4 protocol then configure: $QBase = 39$





Link the Distributions to the Policy

1. Add a Pass through distribution for other non IP frames and configure: *QBase* = 32
2. Link Policy1 to IPv4 distribution and then to Pass through in this order




Add a Classification


- Add a classification for IP source and extract ipv4.src and remove ethernet.type



Link IPv4 Distribution to ipv4.src Classification




Add a Classification and Extract ethernet.dst and remove ethernet.type



Establish 3 Classification Paths

1. Link ipv4.src classification to ethernet.dst classification
2. Draw 3 links from ipv4.src classification to FQIDs1



Configure ipv4.src Classification Entries


1. Select the ipv4.src classification
2. Go to the Entries tab in Property Panel
3. Set ethernet.dst Classification2: *on-miss entry*

Destination Type/Name	Condition	Action	IP Fragmentation
QMan/FQR1	on-hit	Enqueue	None
QMan/FQR1	on-hit	Enqueue	None
QMan/FQR1	on-hit	Enqueue	None
Classification/Classification2	on-miss	Goto Classification2	None
QMan	on-miss	Enqueue	None

4. To FQIDs1:
 1. Data=0x20EEEE20 / Mask=FF0000FF / Queue base=0000002B
 2. Data=0x30303030 / Mask=FFFFFFFF / Queue base=0000002C
 3. Data=0x10101010 / Mask=FFFFFFFF / Queue base=0000002D

Configure the ethernet.dst Entries

1. Link Pass through distribution to FQIDs1
2. Draw 2 links from ethernet.dst classification to FQIDs1
3. Configure ethernet.dst classification Entries to FQIDs1:
 1. *Data= 0a7a76000000 / Mask=FFFFFF000000 / Queue base=0000002E*
 2. *Data= 555555000000 / Mask= FFFFFFFF000000 / Queue base= 0000002F*



Configure the FMan Port

6. FMan 1 Port 1 configuration:


1. Port name= *fm0port01* / MAC address=*00:04:9f:00:02:66* / Interface=*RGMII* / Speed=*1Gbps*
2. Enable *Loopback* and *Reset on Init*
3. Enable Rx port: *Error FQId=20* / *Default FQId=20*
4. Enable Tx port: *Error FQId=40* / *Default FQId=0*
5. Add and use *BufferPool0*: *Number of buffers=100* / *Buffer pool Id=0* / *Buffer Size=51200*

7. FMan 1 Tx configuration:

1. Channel for FM1 Port 1:
 1. Add a FQIDs range (FQR2) used to transmit frames on FM1 and configure: *FQId=201 and count=1*
 2. Add FM1 port1 channel
 3. Link FQIDs2 to FM1 port1 channel WQ0

DPAA Hands-on Generated Code Usage

- HW configuration
 - P4080 v2.0
 - Loopback on FM ports used
- SW configuration
 - CodeWarrior PA 10.1.2
 - NetCommSw v4.5
- Usecase running
 - Import DpaaQcsUseCases, NetCommSw and UserEnv for P4080
 - Replace generated code files:
 - `\user\env\bare\UseCases\common\controller\DPAA\QCS`
 - `fmc_config.c`
 - `dpc_struct.h`
 - Clean & build project
 - Run on target
 - Receive output



DPAA Hands-on Usecase Output Report

Use a serial terminal to receive usecase output

Input frames

- Frames transmitted by usecase on FMAN port2: (5 frames on **FM0 Port**)
 - IPV4
 - IPV4/UDP
 - VLAN
 - ARP
 - IPV4/TCP

Output report

- Frames received are enqueued according to PCD:

FM0 Port1:

FQID=45(0x2D)

FQID=46(0x2E)

FQID=32(0x20)

FQID=32(0x20)

FQID=46(0x2E)

```
#####
#####
#####
#####
```

```
NetComm Device Drivers
Version 4.5
built on May 28 2012
```

```
Usage: > <command> [options] [arg1 ... argN]
Type ? for help.
NCSW>
```

```
====> Executing Test: DPAA Basic #1:
DPAA QCS use case
```

```
> INFO (FM) [CPU00, E:/Freescale/NetComm_Software_4_5/GA_4.5/NetCommSw/Peripheral
Code]: FMan-Controller code (ver 106.2.2) loaded to IRAM.
Sending 5 frames on Port_1G_fm1_p2tx from FQR2...
Frame received on Q: 0x2d from FQR: FQR1
Frame received on Q: 0x2e from FQR: FQR1
Frame received on Q: 0x20 from FQR: FQR1
Frame received on Q: 0x20 from FQR: FQR1
Frame received on Q: 0x2e from FQR: FQR1
```

```
====> Test DPAA Basic #1 Passed !
```

```
<<< All tests passed successfully ! >>>
```

```
System is terminating... Farewell !
```

DPAA Hands-on Output Analysis

Output analysis

- FMan0:

Frame1: IPV4 Frame - IP src = 16.16.16.16 : IP frame -> IP miss -> MAC match -> Enqueued: FQID=45(0x2D)

Frame2: IPV4/UDP Frame - MAC dst = 0a:7a:76:5b:67:e9 : IP frame -> IP miss -> MAC match -> Enqueued: FQID=46(0x2E)

Frame3: VLAN/non-IPV4 Frame: non-IP frame -> Enqueued: FQID=32(0x20)

Frame4: ARP/non-IPV4 Frame: non-IP frame -> Enqueued: FQID=32(0x20)

Frame2: IPV4/TCP Frame - MAC dst = 0a:7a:76:5b:67:e9 : IP frame -> IP miss -> MAC match -> Enqueued: FQID=46(0x2E)

DPAA Hands-on Conclusions

- Outcome generated code for DPAA Hands-on:
 - In order to accomplish DPAA hands-on requirements the following initialization code must be written:
 - 220 lines of XML code
 - 750 lines of C code
- Benefits of using QCS DPAA:
 - By using QCS DPAA tool the same result can be accomplished as follows:
 - Requested configuration accomplished in approximately ten minutes
 - Configuration done by using a few mouse clicks and visual parameters settings
 - Provides an easy-to-understand overview of the entire DPAA hands-on architecture
 - DPAA tool helps accomplish your desired configuration
 - by highlighting valid choices and prevent you making invalid selections
 - by performing automatic constraints checking
 - by providing instant access to configuration settings
 - by displaying relevant summary of current configuration
 - by immediate code generation at request in any stage of your work

