

*
"digital dna

MPC8280UMAD/D 10/2002 Rev. 0.1

MPC8280 PowerQUICC II™ Specification

Addendum to the *MPC8260 PowerQUICC II™ User's Manual*

u $\mathbf 0$ t o

r, I

 \blacksquare

.
ق

For More Information On This Product, Go to: www.freescale.com

HOW TO REACH US:

USA/EUROPE/LOCATIONS NOT LISTED:

Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217 1-303-675-2140 or 1-800-441-2447

JAPAN:

Motorola Japan Ltd.; SPS, Technical Information Center, 3-20-1, Minami-Azabu Minato-ku, Tokyo 106-8573 Japan 81-3-3440-3569

ASIA/PACIFIC:

Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T.,

Hong Kong 852-26668334

TECHNICAL INFORMATION CENTER:

1-800-521-6274

HOME PAGE:

http://www.motorola.com/semiconductors

Information in this document is provided solely to enable system and software implementers to use . There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.

Motorola and the Stylized M Logo are registered in the U.S. Patent and Trademark Office. digital dna is a trademark of Motorola, Inc. All other product or service names are the property of their respective owners. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

© Motorola, Inc. 2002

For More Information On This Product, Go to: www.freescale.com

Contents

Contents

Paragraph Number Title Page Number [4.6.2.1 PCI Host Mode .. 4-14](#page-35-1) [4.6.2.2 PCI Agent Mode .. 4-21](#page-42-0)

Chapter 5 [Internal Multiported RAM \(DPRAM\)](#page-50-0)

Chapter 6 [System Interface Unit](#page-64-0)

Chapter 7 [Universal Serial Bus Controller](#page-72-0)

Contents

Paragraph Number 7itle Page Number [7.5.7.3 USB End Point Registers \(USEP1–USEP4\).. 7-18](#page-89-1) [7.5.7.4 USB Command Register \(USCOM\).. 7-20](#page-91-0) [7.5.7.5 USB Event Register \(USBER\) .. 7-21](#page-92-0) [7.5.7.6 USB Mask Register \(USBMR\).. 7-21](#page-92-1) [7.5.7.7 USB Status Register \(USBS\)... 7-22](#page-93-0) [7.6 USB Buffer Descriptor Ring.. 7-22](#page-93-1) [7.6.1 USB Receive Buffer Descriptor \(Rx BD\) for Host and Function.................. 7-24](#page-95-0) [7.6.2 USB Transmit Buffer Descriptor \(Tx BD\) for Function................................ 7-26](#page-97-0) [7.6.3 USB Transmit Buffer Descriptor \(Tx BD\) for Host 7-28](#page-99-0) [7.7 USB CP Commands... 7-30](#page-101-0) [7.7.1 STOP Tx Command... 7-30](#page-101-1) [7.7.2 RESTART Tx Command ... 7-30](#page-101-2) [7.8 USB Controller Errors ... 7-30](#page-101-3) [7.9 USB Function Controller Initialization Example .. 7-31](#page-102-0) [7.10 Programming the USB Host Controller... 7-33](#page-104-0) [7.10.1 USB Host Controller Initialization Example... 7-34](#page-105-0)

Chapter 8 [Fast Communication Controller \(FCC\)](#page-108-0)

Chapter 9 [Parallel I/O Ports](#page-120-0)

Contents

Paragraph Number Title

Page Number

Tables

Page
Number

Table

Tables PRELIMINARY-SUBJECT TO CHANGE WITHOUT NOTICE For More Information On This Product, Go to: www.freescale.com

Tables

Figures

Page Number

Figure

MOTOROLA **Figures** ix **PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE** For More Information On This Product, Go to: www.freescale.com

Figures

Figure Number Title Page Number [7-18 USB Receive Buffer Descriptor \(Rx BD\), .. 7-24](#page-95-2) [7-19 USB Transmit Buffer Descriptor \(Tx BD\),... 7-26](#page-97-2) [7-20 USB Transmit Buffer Descriptor \(Tx BD\),... 7-28](#page-99-2) [8-1 General FCC Expansion Mode Register \(GFEMR\).. 8-1](#page-108-3) [8-2 FCC Ethernet Mode Register \(FPSMRx\) ... 8-2](#page-109-3) [8-3 Connecting the MPC8280 to Ethernet \(RMII\).. 8-4](#page-111-1) [8-4 FCC Transmit Internal Rate Port Enable Register \(FIRPER\)..................................... 8-7](#page-114-2) [8-5 FCC Internal Rate Event Register \(FIRER\).. 8-8](#page-115-2) [8-6 FCC Internal Rate Selection Register HI \(FIRSRx_HI\)... 8-9](#page-116-1) [8-7 FCC Internal Rate Selection Register LO \(FIRSRx_LO\)... 8-9](#page-116-2) [8-8 FCC Transmit Internal Rate Register \(FTIRR\)... 8-10](#page-117-2) [8-9 FCC Transmit Internal Rate Clocking .. 8-11](#page-118-3)

Chapter 1 Overview

This document supports .13µm (HiP7) devices in the PowerQUICC II™ family of integrated communications processors and supplements the *MPC8260 PowerQUICC II™ User's Manua*l. "Reference Documentation" notes indicate whether the information in this document supplements or replaces information presented in the manual.

The MPC8280 and MPC8270 (collectively referred to throughout this document as the MPC8280) are pin-compatible with previous PowerQUICC II devices—the .29 μ m (HiP3) MPC8260 and the .25µm (HiP4) MPC826xA—and include a number of enhancements that do not affect software drivers written for previous PowerQUICC II devices. The MPC8280's primary enhancements include the 64-Kbyte internal multiport RAM (DPRAM) and increased clock frequencies.

The .13µm (HiP7) devices are available in two packages—the standard ZU package and an alternate VR package—as shown in [Table 1-1](#page-10-2). For information on VR packages, refer to the *MPC8280 Hardware Specification*. Note that in this document references to the MPC8280 are inclusive of the VR devices unless otherwise specified.

1.1 Features

NOTE: Reference Documentation

This sections supplements Section 1.1 in the *MPC8260 PowerQUICC II User's Manual*.

The MPC8280's enhancements are summarized below:

- Clock frequencies
	- CPU—Up to 450Mhz

- CPM—Up to 300Mhz
- Bus—Up to 100Mhz
- Communication interfaces
	- ATM: Extended number of phys for FCC2 (MPC8280 only)
	- Internal Rate Scheduling for 31 PHYs
	- 802.3x through RMII interface
	- USB1.1
- CPM RISC engine
	- Internal multiport RAM
		- 32 Kbytes CPM RISC Data RAM for storage of protocol parameters
		- 32 Kbytes CPM RISC Instruction RAM for storage of CPM microcode
- Universal serial bus (USB) controller
	- USB host mode
		- Supports control, bulk, interrupt, and isochronous data transfers
		- CRC16 generation and checking
		- NRZI encoding/decoding with bit stuffing
		- Supports both 12- and 1.5-Mbps data rates (automatic generation of preamble token and data rate configuration). Note that low-speed operation requires an external hub.
		- Flexible data buffers with multiple buffers per frame
		- Supports local loopback mode for diagnostics (12 Mbps only)
	- Supports USB slave mode
		- Four independent endpoints support control, bulk, interrupt, and isochronous data transfers
		- CRC16 generation and checking
		- CRC5 checking
		- NRZI encoding/decoding with bit stuffing
		- 12- or 1.5-Mbps data rate
		- Flexible data buffers with multiple buffers per frame
		- Automatic retransmission upon transmit error
- CPU
	- Enhanced MMU with eight-entry data and instruction BAT arrays providing 128-Kbyte to 256-Mbyte blocks
	- Enhanced cache control

1.2 MPC8280 Architecture Overview

NOTE: Reference Documentation

The following figure replaces Figure 1-1 in the *MPC8260 PowerQUICC II User's Manual*.

[Figure 1-1](#page-12-1) shows the block diagram for the MPC8280. Shaded portions are device- or package-specific; refer to the notes that follow.

Notes:

1 MPC8280 only (not on MPC8270 nor the VR package (MPC8270VR and MPC8275VR))

2 MPC8280 only (4 TDMs on MPC8270 and the VR package (MPC8270VR and MPC8275VR))

3 MPC8280 and MPC8275VR only (not on MPC8270 nor MPC8270VR)

4 No local bus on the VR package (MPC8270VR and MPC8275VR)

Figure 1-1. MPC8280 Block Diagram

MPC8280 Architecture Overview Freescale Semiconductor, Inc.

Chapter 2 Embedded MPC603e Core

The MPC8280 contains an embedded version of the MPC603e processor—the G2 core. This processor is backward-compatible with the CPU core in previous devices in the PowerQUICC II family. The G2 core's major features are the same throughout the PowerQUICC II family and are listed below; enhancements to the G2 core specific to the MPC8280 follow.

- High-performance, superscalar microprocessor core
	- Up to three instructions issued and retired per clock
	- Up to five instructions in execution per clock
	- Single-cycle execution for most instructions
	- Pipelined FPU for all single-precision and most double-precision operations
- Five independent execution units and two register files
	- BPU featuring static branch prediction
	- 32-bit IU
	- Fully IEEE 754-compliant FPU for both single- and double-precision operations
	- LSU for data transfer between data cache and GPRs and FPRs
	- SRU that executes condition register (CR), special-purpose register (SPR), and integer add/compare instructions
	- Thirty-two 32-bit GPRs for integer operands
	- Thirty-two 64-bit FPRs for single- or double-precision operands
- High instruction and data throughput
	- Zero-cycle branch capability (branch folding)
	- Programmable static branch prediction on unresolved conditional branches
	- Instruction fetch unit capable of fetching two instructions per clock from the instruction cache
	- Six-entry instruction queue (IQ) that provides lookahead capability
	- Independent pipelines with feed-forwarding that reduces data dependencies in hardware

- 16-Kbyte data cache and 16-Kbyte instruction cache
	- Four-way set-associative
	- Physically addressed
	- LRU replacement algorithm
- Cache write-back or write-through operation programmable on a per page or per block basis
- BPU that performs CR lookahead operations
- Address translation facilities for 4-Kbyte page size, variable block size, and 256-Mbyte segment size
- 64-entry, two-way set-associative ITLB and DTLB
- Eight-entry data and instruction BAT arrays providing 128-Kbyte to 256-Mbyte blocks
- Software table search operations and updates supported through fast trap mechanism
- 52-bit virtual address; 32-bit physical address
- Facilities for enhanced system performance
	- 32- or 64-bit split-transaction data bus interface (60x bus) with burst transfers
	- Support for one-level address pipelining and out-of-order bus transactions on the 60x interface
	- Hardware support for misaligned little-endian accesses
- Integrated power management
	- Internal processor/bus clock multiplier ratios
	- Three power-saving modes: doze, nap, and sleep
	- Automatic dynamic power reduction when internal functional units are idle
- In-system testability and debugging features through JTAG boundary-scan capability

Features specific to the G2 core on the MPC8280 are as follows:

- Enhancements to the G2 core register set
	- Additional HID0 bits
		- Address bus enable (ABE), HID0[28]—Allows the G2 core to broadcast **dcbf**, **dcbi**, and **dcbst** onto the 60x bus
		- Instruction fetch enable M (IFEM), HID0[24]—Allows the G2 core to reflect the value of the M bit during instruction translation onto the 60x bus
	- HID2 register—Enables true little-endian mode, the new additional BAT registers, and cache way locking for the G2 core.

- System version register (SVR)—Identifies the specific version and revision level of the system-on-a-chip integration
- Processor version register (PVR)—Updated with a new value to identify the version and revision level of the processor
- Enhancements to cache implementation
	- Instruction cache is blocked only until the critical load completes (hit under reloads allowed)
	- Minimized stalls due to load delays. The critical double word is simultaneously written to the cache and forwarded to the requesting unit.
	- HID2 register enables instruction and data cache way locking
	- Optional data cache operation broadcast feature. Allows for correct system management using an external copy-back L2 cache. Enabled by HID0[ABE].
	- Cache control instructions—HID0[ABE] must be enabled to execute all cache control instructions (**icbi**, **dcbi**, **dcbf**, and **dcbst**) excluding **dcbz**
- Exceptions
	- Hardware support for misaligned little-endian (LE) accesses. LE load/store accesses that are not on a word boundary, with the exception of strings and multiples, generate exceptions under the same circumstances as big-endian (BE) accesses.
	- Graphics instructions cause an alignment exception if the access is not on a word boundary. The G2 core does not have misalignment support for **eciwx** and **ecowx**.
	- Critical interrupt exception that has higher priority than the system management interrupt.
- Bus clock—New bus multipliers are selected by the encodings of core_pll_cfg[0–4]
- Instruction timing
	- Integer divide instructions—**divwu[o**][**.]** and **divw**[**o][.**]—execute in 20 clock cycles. Execution in the original MPC603e (PID6-603e) takes 37 clock cycles.
	- Support for single-cycle store
	- Adder/comparator added to system register unit—Allows dispatch and execution of multiple integer add and compare instructions on each cycle.
- Enhanced debug features
	- Addition of three breakpoint registers—IABR2, DABR, and DABR2
	- Addition of two breakpoint control registers—DBCR and IBCR

For more information on the execution units, refer to the *G2 Core User's Manual* (G2CORE/D).

Chapter 3 Memory Map

The MPC8280's internal address space is mapped within a contiguous block of memory. This 256-Kbyte block—on the MPC8260 this block is 128 Kbytes—within the global 4-Gbyte real memory can be mapped on 256-Kbytes resolution through an implementation-specific special register—the internal memory map register (IMMR). Refer to [Section 3.1, "Internal Memory Map Register \(IMMR\)](#page-19-0)."

[Table 3-1](#page-18-1) lists only registers new on the MPC8280.

NOTE: Reference Documentation

The following table supplements Table 3-1, "Internal Memory Map," in the *MPC8260 PowerQUICC II User's Manual*.

Internal Address Abbreviation		Name	Size	Section					
CPM Dual-Port RAM (DPRAM)									
00000-03FFF	DPRAM1	Dual-port data/BD RAM	16 Kbytes	Chapter 5					
04000-07FFF		Reserved	16 Kbytes						
08000-0BFFF	DPRAM2	Dual-port data/BD RAM	16 Kbytes	Chapter 5					
0C000-0FFFF		Reserved	16 Kbytes						
20000-27FFF	DPRAM3	Dual-port instructionRAM	32 Kbytes	Chapter 5					
FCC1 Registers									
1131C-1131F	FTIRR _x	FCC transmit internal rate register	8 bits	8.6.5					
11380	FIRPER1	FCC1 internal rate port enable register	32 bits	8.6.2					
11384	FIRER1	FCC1 internal rate event register	32 bits	8.6.3					
11388	FIRSR1_HI	FCC1 internal rate selection register: HI part	32 bits	8.6.4					
1138C	FIRSR1_LO	FCC1 internal rate selection register: LO part	32 bits	8.6.4					
11390	GFEMR1	General FCC1 expansion mode register	8 bits	8.2					
FCC2 Registers									
1133C-1133F	FTIRR _x	FCC transmit internal rate register	8 bits	8.6.5					
113A0	FIRPER2	FCC2 internal rate port enable register	32 bits	8.6.2					

Table 3-1. Internal Memory Map—Additional Registers

MOTOROLA **Chapter 3. Memory Map** 3-1 **PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE** For More Information On This Product, Go to: www.freescale.com

Table 3-1. Internal Memory Map—Additional Registers (continued)

3.1 Internal Memory Map Register (IMMR)

NOTE: Reference Documentation

This section replaces Section 4.3.2.7, " Internal Memory Map Register," in the *MPC8260 PowerQUICC II User's Manual*.

The internal memory map register (IMMR), shown in [Figure 3-1,](#page-20-1) contains both identification of a specific device and the base address for the internal memory map. Software can deduce availability and location of on-chip system resources from the values in IMMR. Note that PARTNUM and MASKNUM are mask-programmed and cannot be changed for any particular device.

Internal Memory Map Register (IMMR) Freescale Semiconductor, Inc.

[Table 3-2](#page-20-0) describes IMMR fields.

Table 3-2. IMMR Field Descriptions

Internal Memory Map Register (IMMR) Freescale Semiconductor, Inc.

Chapter 4 PLL and Clock Generator

NOTE: Reference Documentation

This chapter replaces Chapter 9, "Clocks and Power Control," in the *MPC8260 PowerQUICC II User's Manual* and Section 1.3, "Clocking," in the *PCI Bridge Functional Specification: Addendum to MPC8260 PowerQUICC II User's Manual*.

The MPC8280's clocking architecture includes two PLLs—the main PLL and the core PLL. The main PLL, together with the divisors, provides the internal 60x bus clock and internal clocks for all blocks in the chip except core blocks. The core PLL provides the internal core clocks.

The MPC8280's clocking is a configurable system supporting three clock configuration modes. The clock configuration mode is set during the power on reset. Refer to [Table 4-5](#page-32-2).

CLKIN is the primary timing reference for the MPC8280. The frequency of CLKIN equals 60x and local bus frequencies. The main PLL multiplies the frequency of the input clock to the final CPM frequency. Clock ratios for the various clock configuration modes are presented in [Section 4.6, "Clock Configuration Modes](#page-32-0)."

4.1 MPC8280 Clock Block Diagram

The MPC8280 clocking system, shown in [Figure 4-1,](#page-24-0) is designed around two PLLs—the main PLL and the core PLL. The main PLL receives CLKIN as its input clock and multiplies it to provide MAIN CLK, which is twice the CPM clock, to the clock block divisors. The divisors shown in [Figure 4-1](#page-24-0) generate all MPC8280 internal clocks by synchronously dividing MAIN_CLK. These clocks are then output from the clock block to the entire MPC8280.

4.1.1 Main PLL

The main PLL performs frequency multiplication and skew elimination. It allows the CPM to operate at a high internal clock frequency while using a low-frequency clock input. This has two immediate benefits:

- A lower clock input frequency reduces overall electromagnetic interference generated by the system
- Oscillating at different frequencies eliminates the need for another oscillator

4.1.2 Core PLL

The core PLL has the same advantages as the main PLL; it performs frequency multiplication and skew elimination for the core blocks. The core PLL input clock is synchronous with the 60x bus clock. Its configuration word, CORE_PLL_CFG[0-4], is determined by the MPC8280 clock configuration mode setting (refer to "CPU Multiplication Factor" in [Table 4-6](#page-32-3) through [Table 4-10\)](#page-46-0). According to the setting, the core PLL multiplies the internal bus clock and synchronously provides the core clocks.

4.1.3 Skew Elimination

The PLL can tighten synchronous timings by eliminating skew between phases of the internal clock and the external clock entering the chip (CLKIN). Skew elimination is always active when the PLL is enabled. Disabling the PLL (PLL bypass) can greatly increase clock skew.

4.1.4 Divisors

The PLL output clock (MAIN_CLK) is twice the CPM clock. MAIN_CLK applies to general-purpose dividers. Each MPC8280 internal clock is generated by a dedicated divisor which is a programmable number between 1 and 16. Divisors are determined by the clock modes presented in [Section 4.6, "Clock Configuration Modes](#page-32-0). Note that all divisors' output clocks will have identical skew in relation to the input clock because the delay through the divisors for all clocks is identical independent of how it's divisors have been programmed.

4.1.5 Internal Clock Signals

The internal logic of the MPC8280 generates the next internal clock lines:

- CPM general system clocks (CPM_CLK)
- 60x bus and local bus (BUS_CLK). Identical to CLKIN.
- SCC clocks (SCC_CLK)
- Baud-rate generator clock (BRG_CLK)
- PCI clock (PCI_CLK)
- DLL clocks

The PLL synchronizes these clock signals to each other.

MPC8280 Clock Block Diagram Freescale Semiconductor, Inc.

Notes:

¹ In PCI agent mode CLKIN is the PCI clock (input to MPC8280).

² SCMR register is read only register. Its value is determined during Poweron Reset. Refer to Section 4.5, "System [Clock Mode Register \(SCMR\)](#page-31-0)."

Figure 4-1. MPC8280 System Clock Architecture

4.1.6 PCI Bridge as an Agent Operating from the PCI System Clock

If the MPC8280 is connected to a system which generates the PCI clock, the PCI clock should be fed to the CLKIN1 pin. The PCI clock is internally multiplied by the PLL to generate the chip's internal high speed clock. This clock is used to generate the 60x bus clock (refer to [Table 4-9](#page-43-0) and [Table 4-10](#page-46-0).) The 60x bus clock is then driven by a DLL circuit to the DLLOUT pin, which has a feedback path from the board to the CLKIN2 pin. This feedback clock signal is used by the DLL logic to minimize clock skew between the internal and external clocks.

NOTE

All PCI timings are measured relative to CLKIN1; all 60x bus timings are measured relative to CLKIN2.

Figure 4-2. PCI Bridge as an Agent, Operating from the PCI System Clock

4.1.7 PCI Bridge as a Host Generating the PCI System Clock

In a system where the MPC8280 is the host that generates the PCI clock, the 60x bus clock should be driven to the CLKIN1 pin. The 60x bus clock is internally multiplied by the PLL to generate the CPM high speed clock and then internally divided to generate the PCI bus clock. The PCI bus clock is then driven by the DLL circuit to the DLLOUT pin, which has a feedback path from the board to the CLKIN2 pin. This feedback controls clock skew by ensuring the same internal and external clock timing.

NOTE

All PCI timings are measured relative to CLKIN2, and all 60x bus timings are measured relative to CLKIN1.

F

Figure 4-3. PCI Bridge as a Host, Generating the PCI System Clock

4.2 External Clock Inputs

The input clock source to the PLL is an external clock oscillator at the bus frequency. The PLL skew elimination between the CLOCKIN pin and the internal bus clock is guaranteed.

4.3 PLL Pins

[Table 4-1](#page-26-2) shows the dedicated PLL pins.

4.3.1 Important Differences: MPC8280 vs. MPC826x(A)

4.3.1.1 Hard Reset Configuration Word

NOTE: Reference Documentation

This section replaces Section 5.4.1, "Hard Reset Configuration Word," in the *MPC8260 PowerQUICC II User's Manual*. Note the addition of bit 12 (PLLBP); this is the only change.

The contents of the hard reset configuration word are shown in [Figure 4-5.](#page-27-4)

Figure 4-5. Hard Reset Configuration Word

[Table 4-2](#page-27-2) describes hard reset configuration word fields.

Table 4-2. Hard Reset Configuration Word Field Descriptions

Table 4-2. Hard Reset Configuration Word Field Descriptions (continued)

Table 4-2. Hard Reset Configuration Word Field Descriptions (continued)

 1 This bit cannot be changed after reset.

4.3.1.2 External Filter Capacitor (XFC)

The XFC pin that is used in the MPC826 $x(A)$ is not used in the MPC8280. There is no need for external capacitor to operate the PLL. New designs should connect AB2 (XFC) pin to GND. Old designs (when the MPC8280 is used as a drop-in replacement) can leave the pin connected to the current capacitor.

4.3.1.3 GNDSYN

GNDSYN exists on the MPC826x(A) but does not exist as a separate ground signal in the MPC8280. New designs must connect AB1 pin to GND and follow layout practices suggested in the *MPC8280 Hardware Specifications*. Old designs (when the MPC8280 is used as a drop-in replacement) can leave the pin connected to GND with the noise filtering capacitors.

4.4 System Clock Control Register (SCCR)

The system clock control register (SCCR), shown in [Figure 4-6](#page-30-2), is memory-mapped into the MPC8280's internal space.

Figure 4-6. System Clock Control Register (SCCR)

[Table 4-3](#page-30-1) SCCR Field Descriptions describes SCCR fields.

Table 4-3. SCCR Field Descriptions

System Clock Mode Register (SCMR) Freescale Semiconductor, Inc.

4.5 System Clock Mode Register (SCMR)

The PLL, low power, and reset control register (SCMR), shown in [Figure 4-7,](#page-31-2) hold the parameters necessary for determining the output clock frequencies. To understand how the interaction of these values, refer to [Section 4.1, "MPC8280 Clock Block Diagram](#page-22-1)."

[Table 4-4](#page-31-1) describes SCMR fields.

4.6 Clock Configuration Modes

The MPC8280 has three clocking modes: local, PCI host, and PCI agent. The clocking mode is set according to three input pins—PCI_MODE, PCI_CFG[0], PCI_MODCK—as shown in [Table 4-5](#page-32-2).

	Pins		Clocking Mode	PCI Clock Frequency Range	Reference	
PCI MODE		PCI_CFG[0] PCI_MODCK ¹		(MHZ)		
			Local bus		Table 4-6	
0	0	0	PCI host	$50 - 66$	Table 4-7	
0	0			$25 - 50$	Table 4-8	
0		0	PCI agent	$50 - 66$	Table 4-9	
0				$25 - 50$	Table 4-10	

Table 4-5. MPC8280 Clocking Modes

¹ Determines PCI clock frequency range. Refer to [Section 4.6.2, "PCI Mode](#page-35-0)."

In each clocking mode, the configuration of bus, core, PCI, and CPM frequencies is determined by seven bits during the power-up reset—three hardware configuration pins (MODCK[1–3]) and four bits from hardware configuration word[28–31] (MODCK_H). Both the PLLs and the dividers are set according to the selected MPC8280 clock operation mode as described in the following sections.

4.6.1 Local Bus Mode

[Table 4-6](#page-32-3) lists default and full configurations for the MPC8280 in local bus mode.

NOTE

Clock configuration is set while \overline{POR} is asserted.

Mode ¹	Bus Clock 2, 3 (MHz)		CPM Multiplication	CPM Clock ³ (MHz)		CPU Multiplication	CPU Clock ³ (MHz)		
MODCK H-MODCK[1-3]	low	high	Factor ⁴	low	high	Factor ⁵	low	high	
Default Modes (MODCK H= 0000)									
0000 000	62.5	133.3	3	187.5	400.0	4	250.0	533.3	
0000 001	50.0	133.3	3	150.0	400.0	5	250.0	666.7	
0000 010	62.5	100.0	4	250.0	400.0	4	250.0	400.0	
0000 011	50.0	100.0	4	200.0	400.0	5	250.0	500.0	
0000 100	50.0	167.0	2	100.0	334.0	2.5	125.0	417.5	
0000 101	50.0	167.0	2	100.0	334.0	3	150.0	501.0	

Table 4-6. Local Bus Clock Modes

Table 4-6. Local Bus Clock Modes (continued)

Mode ¹	Bus Clock $2, 3$ (MHz)		CPM Multiplication	CPM Clock ³ (MHz)		CPU Multiplication	CPU Clock ³ (MHz)	
MODCK_H-MODCK[1-3]	low	high	Factor ⁴	low	high	Factor ⁵	low	high
1100 001	40.0	160.0	2.5	100.0	400.0	Bypass	40.0	160.0
1100 010	33.3	133.3	3	100.0	400.0	Bypass	33.3	133.3
1101 000	Reserved							

Table 4-6. Local Bus Clock Modes (continued)

¹ MODCK_H = hard reset configuration word [28–31]. Refer to Section 5.4 in the *MPC8260 User's Manual*; MODCK[1-3] = three hardware configuration pins.

² 60x and local bus frequency. Identical to CLKIN.

³ 'High' and 'low' indicate frequency limits for a given configuration.

⁴ CPM multiplication factor = CPM clock/bus clock

 5 CPU multiplication factor = Core PLL multiplication factor

4.6.2 PCI Mode

The following tables show the possible clock configurations for the MPC8280 in both PCI host and PCI agent modes. In addition, note the following:

NOTE

In PCI mode only, PCI_MODCK comes from the LGPL5 pin and MODCK_H[0–3] comes from {LGPL0, LGPL1, LGPL2, LGPL3}.

NOTE

The minimum $Tval = 2$ when PCI_MODCK = 1 and minimum Tval = 1 when $PCI_MODCK = 0$; therefore, board designers should use clock configurations that fit this condition to achieve PCI-compliant AC timing.

4.6.2.1 PCI Host Mode

[Table 4-7](#page-36-0) and [Table 4-8](#page-39-0) show configurations for PCI host mode. Note that the range of the PCI clock frequency is determined by PCI_MODCK.
Table 4-7. Clock Configurations for PCI Host Mode (PCI_MODCK=0) 1

Table 4-7. Clock Configurations for PCI Host Mode (PCI_MODCK=0) 1 (continued)

F

Table 4-7. Clock Configurations for PCI Host Mode (PCI_MODCK=0) 1 (continued)

F

Table 4-7. Clock Configurations for PCI Host Mode (PCI_MODCK=0) 1 (continued)

¹ As shown in [Table 4-5](#page-32-0), PCI_MODCK determines the PCI clock frequency range. Refer to [Table 4-8](#page-39-1) for lower range configurations.

² MODCK_H = hard reset configuration word [28–31]. Refer to Section 5.4 in the *MPC8260 User's Manual*; $MODCK[1-3]$ = three hardware configuration pins.

³ 60x and local bus frequency. Identical to CLKIN.

⁴ 'High' and 'low' indicate frequency limits for a given configuration.

 5 CPM multiplication factor = CPM clock/bus clock

 6 CPU multiplication factor = Core PLL multiplication factor

Table 4-8. Clock Configurations for PCI Host Mode (PCI_MODCK=1) 1

Clock Configuration Modes Freescale Semiconductor, Inc.

Table 4-8. Clock Configurations for PCI Host Mode (PCI_MODCK=1) 1 (continued)

F

MOTOROLA **Chapter 4. PLL and Clock Generator** 4-19 **PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE** For More Information On This Product, Go to: www.freescale.com

Table 4-8. Clock Configurations for PCI Host Mode (PCI_MODCK=1) 1 (continued)

F

Table 4-8. Clock Configurations for PCI Host Mode (PCI_MODCK=1) 1 (continued)

¹ As shown in [Table 4-5](#page-32-0), PCI_MODCK determines the PCI clock frequency range. Refer to [Table 4-7](#page-36-0) for higher range configurations.

² MODCK_H = hard reset configuration word [28–31]. Refer to Section 5.4 in the *MPC8260 User's Manual*; MODCK[1-3] = three hardware configuration pins.

³ 60x and local bus frequency. Identical to CLKIN.

⁴ 'High' and 'low' indicate frequency limits for a given configuration.

⁵ CPM multiplication factor = CPM clock/bus clock

 6 CPU multiplication factor = Core PLL multiplication factor

4.6.2.2 PCI Agent Mode

[Table 4-9](#page-43-0) and [Table 4-10](#page-46-0) show configurations for PCI agent mode. Note that the range of the PCI clock frequency is determined by PCI_MODCK.

Table 4-9. Clock Configurations for PCI Agent Mode (PCI_MODCK=0) 1

Table 4-9. Clock Configurations for PCI Agent Mode (PCI_MODCK=0) 1 (continued)

F

Table 4-9. Clock Configurations for PCI Agent Mode (PCI_MODCK=0) 1 (continued)

Clock Configuration Modes Freescale Semiconductor, Inc.

Table 4-9. Clock Configurations for PCI Agent Mode (PCI_MODCK=0) 1 (continued)

¹ As shown in [Table 4-5](#page-32-0), PCI_MODCK determines the PCI clock frequency range. Refer to [Table 4-10](#page-46-0) for lower range configurations.

² MODCK_H = hard reset configuration word [28–31]. Refer to Section 5.4 in the *MPC8260 User's Manual*; MODCK[1-3] = three hardware configuration pins.

³ 'High' and 'low' indicate frequency limits for a given configuration.
⁴ CPM multiplication factor – CPM clock/bus clock

 CPM multiplication factor = CPM clock/bus clock

⁵ CPU multiplication factor = Core PLL multiplication factor $6 - 60x$ and local bus frequency Identical to CLKIN.

6 60x and local bus frequency. Identical to CLKIN.

Table 4-10. Clock Configurations for PCI Agent Mode (PCI_MODCK=1) 1

Table 4-10. Clock Configurations for PCI Agent Mode (PCI_MODCK=1) 1 (continued)

F

Table 4-10. Clock Configurations for PCI Agent Mode (PCI_MODCK=1) 1 (continued)

F

Table 4-10. Clock Configurations for PCI Agent Mode (PCI_MODCK=1) 1 (continued)

¹ As shown in [Table 4-5](#page-32-0), PCI_MODCK determines the PCI clock frequency range. Refer to [Table 4-9](#page-43-0) for higher range configurations.

² MODCK_H = hard reset configuration word [28–31]. Refer to Section 5.4 in the *MPC8260 User's Manual*; $MODCK[1-3]$ = three hardware configuration pins.

³ 'High' and 'low' indicate frequency limits for a given configuration.

⁴ CPM multiplication factor = CPM clock/bus clock

⁵ CPU multiplication factor = Core PLL multiplication factor

⁶ 60x and local bus frequency. Identical to CLKIN.

Chapter 5 Internal Multiported RAM (DPRAM)

NOTE: Reference Documentation

This section replaces the introduction to Section 13.5, "Dual-Port RAM," in the *MPC8260 PowerQUICC II User's Manual*. Subsection 13.5.1 in the manual is valid for the MPC8280.

The CPM has 64 Kbytes of static RAM. This RAM is divided into two 32-Kbyte blocks of RAM.

- 32 Kbytes CPM-RISC instructions RAM. This RAM is used to store a microcode package of up to 8 K instructions.
- 32 Kbytes of CPM-RISC data RAM. This RAM is used to store CPM-RISC parameter RAM and data structures as defined in the *MPC8260 PowerQUICC II User's Manual*.

[Figure 5-1](#page-51-0) shows a block diagram of the internal RAM modules.

Figure 5-1. Internal RAM Block Diagram

The internal instruction RAM can be accessed by the following:

- CP instruction fetcher (in case of microcode from RAM)
- PPC 60x slave

The internal data RAM can be accessed by the following:

- CP load/store machine
- CP block transfer module (BTM)
- PPC 60x slave
- SDMA—60x bus
- SDMA—Local bus

[Figure 5-2](#page-52-0) shows a memory map of the internal instruction RAM. Note that the addresses refer to CPU address space.

Figure 5-2. Instruction RAM Partitioning

[Figure 5-3](#page-53-0) shows a memory map of the internal data RAM. The addresses refer to CPU address space.

The internal data RAM data bus is 64-bits wide. The RAM is used for six possible tasks:

- To store parameters associated with the FCCs, SCCs, SMCs, SPI, I²C, and IDMAs in the 2,048-byte parameter RAM
- To store the BDs that describe where data is to be received and transmitted from
- To store data from the serial channels (optional because data can also be stored externally in the system memory)
- Temporary storage between FCC FIFO and external memory for FCC data that is moved by BTM (from/to FCC FIFO) and SDMA (to/from external memory)

• For additional RAM space for user software

The data RAM is designed to serve multiple requests—as long as the requests are not in the same bank—at the same cycle.

Only the parameters in the parameter RAM require fixed addresses. The BDs, buffer data, and scratched RAM can be located in the internal system RAM or in any unused parameter RAM, such as the area made available when a serial channel or sub-block is not being used.

Microcode can be executed from the 32-Kbyte instruction RAM.

5.1 Parameter RAM

NOTE: Reference Documentation

This section replaces Section 13.5.2, "Parameter RAM," in the *MPC8260 PowerQUICC II User's Manual*. Note the addition of USB.

The CPM maintains a section of RAM called the parameter RAM, which contains many parameters for the operation of the FCCs, SCCs, SMCs, SPI, I2C, USB and IDMA channels. An overview of the parameter RAM structure is shown in [Table 5-1.](#page-55-0)

The exact definition of the parameter RAM is contained in each protocol subsection describing a device that uses a parameter RAM. For example, the Ethernet parameter RAM is defined differently in some locations from the HDLC-specific parameter RAM.

Table 5-1. Parameter RAM

¹ Offset from RAM_Base

5.2 RISC Controller Configuration Register

NOTE: Reference Documentation

This section supplements Section 13.3.6 in the *MPC8260 PowerQUICC II User's Manual*. Note the change in the description of RCCR[ERAM] in [Table 5-2](#page-56-0); all other bits are unchanged.

The RISC controller configuration register (RCCR) configures the CP to run microcode from ROM or RAM and controls the CP's internal timer. This register is cleared at reset.

Figure 5-4. RISC Controller Configuration Register (RCCR)

RCCR bit fields are described in [Table 5-2](#page-56-0). Note that unless otherwise stated, all cross references are to the *MPC8260 PowerQUICC II User's Manual.*

Table 5-2. RISC Controller Configuration Register Field Descriptions

Bits	Name	Description
O	TIME	Timer enable. Enables the CP internal timer that generates a tick to the CP based on the value programmed into the TIMEP field. TIME can be modified at any time to start or stop the scanning of the RISC timer tables.
	MCCPR I	MCC request priority. Controls the priority of the MCCs in relation to the other communication peripherals. See Table 13-2. "Peripheral Prioritization," for more information. 0 Original CPM priority scheme. MCCx priority behaves according to Table 13-2. 1 MCC priority remains at emergency level, priority level 4.
$2 - 7$	TIMEP	Timer period controls the CP timer tick. The RISC timer tables are scanned on each timer tick and the input to the timer tick generator is the general system clock (133/166MHZ) divided by 1,024. The formula is $(TIMEP + 1) \times 1,024 =$ (general system clock period). Thus, a value of 0 stored in these bits gives a timer tick of $1 \times (1,024) = 1,024$ general system clocks and a value of 63 (decimal) gives a timer tick of $64 \times (1,024) = 65,536$ general system clocks.

Table 5-2. RISC Controller Configuration Register Field Descriptions (continued)

5.3 Command Set

NOTE: Reference Documentation

This section replaces Section 13.4 in the *MPC8260 PowerQUICC II User's Manual*. It includes additional commands for the universal serial bus (USB).

The core issues commands to the CP by writing to the CP command register (CPCR). The CPCR rarely needs to be accessed. For example, to terminate the transmission of an SCC's frame without waiting until the end, a STOP TX command must be issued through the CP command register (CPCR).

5.3.1 CP Command Register (CPCR)

When the core issues a command and the CP clears CPCR[FLG] after completing the command, thus indicating to the core that it is ready for the next command, the core should set CPCR[FLG]. Subsequent commands to the CPCR can be given only after FLG is cleared. However, the software reset command issued by setting CPCR[RST] does not depend on the state of CPCR[FLG], but the core should still set FLG when setting RST.

Figure 5-5. CP Command Register (CPCR)

[Table 5-3](#page-59-0) describes CPCR fields.

Table 5-3. CP Command Register Field Descriptions

5.3.1.1 CP Commands

The CP command opcodes are shown in [Table 5-4](#page-60-0).

Command Set

Table 5-4. CP Command Opcodes (continued)

The commands in [Table 5-4](#page-60-0) are described in [Table 5-5](#page-61-0).

Table 5-5. Command Descriptions

Table 5-5. Command Descriptions (continued)

Command Set

Freescale Semiconductor, Inc.

5-14 **MPC8280 PowerQUICC II™ Specification** MOTOROLA **PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE** For More Information On This Product, Go to: www.freescale.com

Chapter 6 System Interface Unit

This chapter describes changes related to interrupt support for the USB interface and the transmission convergence (TC) layer.

6.1 USB Interrupt Priority

NOTE: Reference Documentation

The following section supplements Table 4-2 in Section 4.2.2, Interrupt Source Priorities," of the *MPC8260 PowerQUICC II User's Manual*.

Priority of an USB interrupt is between SDMA bus error and IDMA1 interrupts. As shown in the following table, an interrupt from the SDMA bus error event is higher priority than an USB interrupt, and an interrupt from IDMA1 is lower priority than an interrupt from USB. All other interrupts do not change relative priorities.

Table 6-1. Interrupt Source Priority Levels

6.2 Interrupt Vector Generation and Calculation

NOTE: Reference Documentation

The following table supplements Table 4-3 in Section 4.2.4, "Interrupt Vector Generation and Calculation," of the *MPC8260 PowerQUICC II User's Manual*.

Changes to the interrupt vector table appear in **boldface**.

Interrupt Number	Interrupt Source Description	Interrupt Vector
$0 - 10$	(same as in MPC8260 PowerQUICC II User's Manual)	0b00_0000-0b00_1010
11	USB	0b00 1011
$12 - 43$	(same as in MPC8260 PowerQUICC II User's Manual)	0b00 1100-0b10 1011
44	TC layer	0b10_1100
$45 - 47$	Reserved	0b10 1101-10 1111
$48 - 63$	(same as in MPC8260 PowerQUICC II User's Manual)	0b11 0000-0b11 1111

Table 6-2. Encoding the Interrupt Vector

6.3 CPM Low Interrupt Priority Register (SCPRR_L)

NOTE: Reference Documentation

This section replaces the description of SCPRR_L in Section 4.3.1.3, "CPM Interrupt Priority Registers," of the *MPC8260 PowerQUICC II User's Manual*. Note the change in the description of $SCPRR_L[YCIP] = 100$; the status of all other bits is unchanged.

SCPRR_L register, shown in [Figure 6-1,](#page-65-0) defines prioritization of SCCs and the TC layer.

Figure 6-1. CPM Low Interrupt Priority Register (SCPRR_L)

[Table 6-3](#page-66-0) describes SCPRR_L fields.

o \blacksquare d u $\mathbf 0$ t o

r, I

 \blacksquare

.
ق

Table 6-3. SCPRR_L Field Descriptions

6.4 SIU Interrupt Pending Register (SIPNR_L)

NOTE: Reference Documentation

This section replaces the description of SIPNR_L in Section 4.3.1.4, "SIU Interrupt Pending Registers," of the *MPC8260 PowerQUICC II User's Manual*. Note the addition of SIPNR_L[TC].

[Figure 6-2](#page-66-1) shows SIPNR_L fields.

 1 These fields are zero after reset because their corresponding mask register bits (SCCM) are cleared (disabled).

Figure 6-2. SIU Interrupt Pending Register (SIPNR_L)

6.5 SIU Interrupt Mask Register (SIMR_L)

NOTE: Reference Documentation

This section replaces the description of SIMR_L in Section 4.3.1.5, "SIU Interrupt Mask Registers," of the *MPC8260 PowerQUICC II User's Manual*. Note the addition of SIMR_L[TC].

[Figure 6-3](#page-67-0) shows SIMR_L fields.

Figure 6-3. SIU Interrupt Mask Register (SIMR_L)

6.6 Bus Configuration Register (BCR)

NOTE: Reference Documentation

This section replaces the description of BCR in Section 4.3.2.1, "Bus Configuration Register," in the *MPC8260 PowerQUICC II User's Manual*. Note the addition of BCR[9, 10, and 22].

The bus configuration register (BCR), shown in [Figure 6-4](#page-68-0), contains configuration bits for various features and wait states on the 60x bus.

Bus Configuration Register (BCR) Freescale Semiconductor, Inc.

Figure 6-4. Bus Configuration Register (BCR)

[Table 6-4](#page-68-1) describes BCR fields.

Table 6-4. BCR Field Descriptions

MOTOROLA **Chapter 6. System Interface Unit** 6-5 **PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE** For More Information On This Product, Go to: www.freescale.com

Bus Configuration Register (BCR) Freescale Semiconductor, Inc.

Table 6-4. BCR Field Descriptions (continued)

Bus Configuration Register (BCR) Freescale Semiconductor, Inc.

Table 6-4. BCR Field Descriptions (continued)

Bus Configuration Register (BCR) Freescale Semiconductor, Inc.
Chapter 7 Universal Serial Bus Controller

The universal serial bus (USB) controller allows the MPC8280 to communicate with other devices via a USB connection.This chapter describes the MPC8280's USB controller, including basic operation, the parameter RAM, and registers. It also provides programming examples for initializing host mode and function mode of the USB controller.

7.1 USB Integration in the MPC8280

The following restrictions apply when enabling the USB controller in the MPC8280:

- The USB peripheral and SCC4 are mutually exclusive: it is not legal to enable both peripherals at the same time.
- The USB controller pins are multiplexed with SCC4 pins in the parallel IO. Refer to [Chapter 9, "Parallel I/O Ports](#page-120-0)." The user programs the parallel I/O registers as if SCC4 was being used. If the USB controller is enabled, the signals are automatically routed to the USB controller instead of SCC4.
- The USB controller uses the transmit clock of SCC4 as its clock. The user must program CMXSCR[TS4CS] (refer to Section 15.4.5 in the *MPC8260 PowerQUICC II User's Manual*) to the desired source for USB when the USB controller is enabled.
- The user must clear CMXSCR[SC4] (refer to Section 15.4.5 in the *MPC8260 PowerQUICC II User's Manual*) when the USB controller is enabled.

7.2 Overview

The universal serial bus (USB) is an industry-standard extension to the PC architecture. The USB controller on the MPC8280 supports data exchange between a wide range of simultaneously accessible peripherals. Attached peripherals share USB bandwidth through a host-scheduled, token-based protocol.

The USB physical interconnect is a tiered-star topology and the center of each star is a hub. Each wire segment is a point-to-point connection between the host and a hub or function, or a hub connected to another hub or a function. The USB transfers signal and power over a four-wire cable, and the signalling occurs over two wires and point-to-point segments.

Freescale Semiconductor, Inc.

Host Controller Limitations

The USB full speed signalling bit rate is 12 Mbps. Also, a limited capability low speed signalling mode is defined at 1.5 Mbps. Refer to the USB Specification Revision 1.1 for further details. It can be downloaded from http://www.usb.org.

The MPC8280 USB controller consists of a transmitter module, receiver module, and two protocol state machines. The protocol state machines control the receiver and transmitter modules. One state machine implements the function state diagram and the other implements the host state diagram. The USB controller can implement a USB function endpoint, a USB host, or both for testing purposes (loop-back diagnostics).

7.2.1 USB Controller Features

The USB function mode features are as follows:

- Four independent endpoints support control, bulk, interrupt, and isochronous data transfers
- CRC16 generation and checking
- CRC5 checking
- NRZI encoding/decoding with bit stuffing
- 12- or 1.5-Mbps data rate
- Flexible data buffers with multiple buffers per frame
- Automatic retransmission upon transmit error

The USB host controller features are as follows:

- Supports control, bulk, interrupt, and isochronous data transfers
- CRC16 generation and checking
- NRZI encoding/decoding with bit stuffing
- Supports both 12- and 1.5-Mbps data rates (automatic generation of preamble token and data rate configuration). Note that low-speed operation requires an external hub.
- Flexible data buffers with multiple buffers per frame
- Supports local loopback mode for diagnostics (12 Mbps only)

7.3 Host Controller Limitations

The following tasks are not supported by the hardware and must be implemented in software:

- CRC5 generation for tokens. (Because CRC5 is calculated on 11 bits, this task should not impose much software overhead.)
- Retransmission after an error and error recovery
- Generation and transmission of an SOF (start of frame) token every 1 ms

Scheduling the various transfers within and between frames

Because the MPC8280 USB host controller does not integrate the root hub, an external hub is required when more than one device is connected to the host. An external hub is also required for low-speed operation.

Also note that the host controller programming model is similar to the function endpoint programming model but does not conform to the open host controller interface (OHCI) or universal host controller interface (UHCI) standards in which software drivers are hardware-independent.

7.3.1 USB Controller Pin Functions and Clocking

The USB controller interfaces to the USB bus through a differential line driver and differential line receiver. The \overline{OE} (output enable) signal enables the line driver when the USB controller transmits on the bus.

Figure 7-1. USB Interface

The reference clock for the USB controller (USBCLK) is used by the DPLL circuitry to recover the bit rate clock. The source for USBCLK is selected in CMXSCR[TS4CS] (refer to Section 15.4.5 in the *MPC8260 PowerQUICC II™ User's Manual*). The MPC8280 can run at different frequencies, but the USB reference clock must be four times the USB bit rate. Thus, USBCLK must be 48 MHz for a 12-Mbps full-speed transfer or 6 MHz for a 1.5-Mbps low-speed transfer.

Freescale Semiconductor, Inc.

There are six I/O pins associated with the USB port. Their functionality is described in [Table 7-1](#page-75-0). Additional control lines that might be needed by some transceivers (e.g. speed select, low power control) may be supported by general purpose output lines.

7.4 USB Function Description

As shown in [Figure 7-2,](#page-76-0) the USB function consists of transmitter and receiver sections and a control unit. The USB transmitter contains four independent FIFOs, each containing 16 bytes. There is a dedicated FIFO for each of the four supported end-points. The USB receiver has a single 16-byte FIFO.

Figure 7-2. USB Function Block Diagram

7.4.1 USB Function Controller Transmit/Receive

After reset condition, the USB function is addressable at the default address (0x00). During the enumeration process the USB function is assigned by the host with a unique address. The USB slave address register (refer to [Section 7.5.7.2, "USB Slave Address Register](#page-89-0) [\(USADR\)"](#page-89-0)) should be programmed with the assigned address. The USB function controller supports four independent end-points. Each endpoint can be configured to support either control, interrupt, bulk, or isochronous transfers modes. This is done by programming the end-point registers (refer to [Section 7.5.7.3, "USB End Point Registers](#page-89-1) [\(USEP1–USEP4\)"](#page-89-1)).

NOTE

It is mandatory that end point 0 be configured as a control transfer type. This endpoint is used by the USB system software as a control pipe. Additional control pipes may be provided by other end points.

Freescale Semiconductor, Inc.

USB Function Description

Once enabled, the USB function controller looks for valid token packets. [Figure 7-3](#page-77-0) and [Table 7-2](#page-78-0) describe the behavior of the USB controller for each token. Tokens that are not valid (i.e PID check fails or CRC check fails or packet length is not 3 bytes) are ignored by the USB function controller.

Figure 7-3. USB Controller Operating Modes

Table 7-2. USB Tokens

7.5 USB Host Description

When programmed as a host, the USB controller supports a limited host functionality. The following sections describe the available host functionality, its limitations, and the programming model.

[Figure 7-4](#page-80-0) illustrates the functionality of the USB controller in host mode. The USB controller consists of transmitter and receiver sections, host control unit, and a function control unit, which is used for testing purposes. The USB transmitter contains four independent FIFOs, each containing 16 bytes. End point 1 is dedicated for host transactions; end points 2-4 are for function transactions in test mode. There is a dedicated FIFO for each of the four supported end-points; end point 1 FIFO is for host transactions. The USB receiver has a single 16-byte FIFO.

Figure 7-4. USB Controller Block Diagram

7.5.1 USB Host Controller Transmit/Receive

The USB host controller initiates all USB transactions in the system. After the reset condition, the HOST bit in USB mode register should be set (refer to [Section 7.5.7.1, "USB](#page-88-0) [Mode Register \(USMOD\)\)](#page-88-0) to enable host operation. Setting USMOD[TEST] enables the loopback operation, where 3 of the endpoints are function end points. The USB controller supports four independent end-points. Each endpoint can be configured to support either control, interrupt, bulk, or isochronous transfers modes. This is done by programming the end-point registers (refer to [Section 7.5.7.3, "USB End Point Registers](#page-89-1) [\(USEP1–USEP4\)"](#page-89-1)). End point 1 must be used for host transactions (think exactly how it should be programmed and its limitations)

After reset the host should enumerate the functions in the system. The enumeration process is done by software.

Once enabled, the USB host controller waits for a packet in its fifo. When FIFO is filled with packet the host transaction starts. [Figure 7-3](#page-77-0) and [Table 7-2](#page-78-0) describe the behavior of

USB Host Description

Freescale Semiconductor, Inc.

the USB host controller for each token. Tokens are not checked for validity and transmitted as is. The user is responsible for token validity as well as CRC5 generation.Low speed transactions start with a preamble which is generated by the USB host controller state machine when LSP bit in token TxBD is set. The signalling on the USB lines is controlled by USMOD[LSS].

Figure 7-5. USB Controller Operating Modes

The SOF transaction is initiated and generated using a CPM timer and a microcode routine. Once the SOF token is loaded to host FIFO, it is transmitted (refer to [Section 7.5.2, "SOF](#page-83-0) [Transmission for USB Host Controller](#page-83-0)").

When USMOD[TEST] is programmed, both the host state machine and function state machine are active. End points 2-4 receive/transmit data according to tokens received from host. The programming model and functional description are described in [Section 7.5.7,](#page-88-1) ["USB Function Programming Model](#page-88-1)."

Table 7-3. USB Tokens

Token	Description
Start of Frame (SOF)	SOF is generated every 1 ms. The timing must be exact and is controlled by a CPM timer, programed by the user. From the host state machine point of view it is a packet to transmit, placed in its FIFO, transmitted as is.
Preamble (PRE)	The PRE token signals the hub that a low-speed transaction is about to occur. The PRE token is read only by the hub. The USB host controller generates a full-speed PRE token before sending a packet to a low-speed peripheral-

Table 7-3. USB Tokens (continued)

7.5.2 SOF Transmission for USB Host Controller

SOF packets should be transmitted every 1ms. The following section describes the mechanism that supports it. Because the precision of the time interval between two SOF packets is strict, a CPM timer or BRG may be used to assert an external interrupt to the CP. The user should program the CPM timer or the BRG to a value that is equal to 1 ms time interval. Before each expiration the software should prepare a value for the frame number and crc5, to be transmitted in SOF token and place it in the parameter RAM (for further details please refer to [Section 7.5.5, "Frame Number \(FRAME_N\)"](#page-86-0). On timer expiration or on BRG clock phase change, the external interrupt is asserted. When the external interrupt is serviced by the CP a microcode routine prepares a SOF token and loads it to the host endpoint. Once it is loaded to FIFO it is transmitted as any other token. The application software should guarantee that the USB host has completed all pending transactions prior to the 1 ms tick.

Figure 7-6. External Request Configuration

Due to system limitations, two external requests should be connected to the output of BRG/CPM timer. DREQ1 is configured as external interrupt and the other DREQn are configured as an external request. When there are no hardware-originated requests to the CP, it enters the stall state. Only hardware requests can wake it up; this is guaranteed by the connectivity to the DREQ configured as an external request.

7.5.3 USB Function and Host Parameter RAM Memory Map

The USB controller parameter RAM area, shown in [Table 7-4,](#page-84-0) begins at the USB base address, 0x8B00 (offset from RAM_Base). Note that the user must initialize certain parameter RAM values before the USB controller is enabled.

¹ The items in **boldface** should be initialized by the user before the USB controller is enabled; other values are initialized by the CP.

Once initialized, the parameter RAM values do not normally need to be accessed by user software. They should only be modified when no USB activity is in progress.

7.5.4 End Point Parameters Block Pointer (EPxPTR)

The endpoint parameter block pointers (EPxPTR) are DPRAM in indices to an endpoint's parameter block. The parameter block can be allocated to any address that is divisible by 32. The format of the endpoint pointer registers (EP*x*PTR) is shown in [Figure 7-7](#page-85-0).

Figure 7-7. Endpoint Pointer Registers (EP*x***PTR)**

The map of the endpoint parameter block is shown in [Table 7-5.](#page-85-1)

Table 7-5. Endpoint Parameter Block

Offset ¹	Name ²	Width	Description
0x16	TBCNT ³	16 bits l	Transmit internal byte count. A down-count value that is initialized with the TxBD data length and decremented with every byte read by the SDMA channels.
0x18	TTEMP	32 bits	Tx temp
0x1C	TXUSBU PTR		16 bits Tx microcode return address temp
0x1E		16 bits	Reserved

Table 7-5. Endpoint Parameter Block (continued)

 Freescale Semiconductor, Inc.

¹ Offset from endpoint parameter block base.

² Note that the items in **boldface** should be initialized by the user.

 3 These parameters need not be accessed in normal operation but may be helpful for debugging.

7.5.5 Frame Number (FRAME_N)

This entry is used for frame number updates both in function mode and in host mode. In function mode it is updated by the USB controller, in host mode it is updated by the application software.

This entry is updated by the USB controller in function mode whenever a SOF (start of frame) token is received. The entry contains 11 bits that represent the frame number. An SOF interrupt is issued upon an update of this entry.

Figure 7-8. Frame Number (FRAME_N) in Function Mode

 1 This bit is set if the SOF token was received error free.

[Table 7-6](#page-86-3) describes FRAME_N fields.

Table 7-6. FRAME_N Field Descriptions	
---------------------------------------	--

The entry is updated by the application software whenever a SOF (start of frame) token should be received. The software should prepare the frame number and the CRC and place it in FRAME_N field.

.
ق

Figure 7-9. Frame Number (FRAME_N) in Function Mode

[Table 7-6](#page-86-3) describes FRAME_N fields.

NOTE

The FRAME NUMBER field is also updated by the USB controller when the USB controller is configured as the host, thus indicating that SOF was transmitted. Therefore, the FRAME NUMBER field should always be regenerated and rewritten to the entry before SOF is issued.

7.5.6 USB Function Code Registers (RFCR and TFCR)

RFCR and TFCR control the value that the user would like to appear on the Address Type pins (AT1–AT3) when the associated SDMA channel accesses memory.

Figure 7-10. USB Function Code Registers (RFCR and TFCR)

[Table 7-8](#page-87-0) describes RFCR and TFCR fields.

Table 7-8. RFCR and TFCR Fields

Bits	Name	Description
$0 - 1$		Reserved, should be cleared.
2	GBL	Global 0 Snooping disabled 1 Snooping enabled

Freescale Semiconductor, Inc.

7.5.7 USB Function Programming Model

The following sections describe USB controller registers.

7.5.7.1 USB Mode Register (USMOD)

USMOD controls the USB controller operation mode.

Figure 7-11. USB Mode Register (USMOD)

[Table 7-9](#page-89-2) describes USMOD fields.

Table 7-9. USMOD Fields

7.5.7.2 USB Slave Address Register (USADR)

The USB address register is an 8-bit, memory-mapped register. It holds the address for this USB port when operating as function.

Figure 7-12. USB Slave Address Register (USADR)

[Table 7-10](#page-89-3) describes USADR fields.

Table 7-10. USADR Fields

Bits	Name	Description
		Reserved, should be cleared.
$-1 - 7$	SAD _x	Slave address 0–6. Holds the slave address for the USB port, when configured as function

7.5.7.3 USB End Point Registers (USEP1–USEP4)

There are four memory-mapped end point configuration registers.

USB Host Description Freescale Semiconductor, Inc.

Figure 7-13. USB End Point Registers (USEP1–USEP4)

[Table 7-11](#page-90-0) describes the fields of USEP1-USEP4. The setting for USB host controller should be set only in USEP1, when USMOD[HOST] is set.

Table 7-11. USEPx Fields

Table 7-11. USEPx Fields (continued)

7.5.7.4 USB Command Register (USCOM)

USCOM is used to start USB transmit operation.

Figure 7-14. USB Command Register (USCOM)

[Table 7-12](#page-91-0) describes USCOM fields.

Table 7-12. USCOM Fields

t o

r, I

 \blacksquare

.
ق

7-20 **MPC8280 PowerQUICC II™ Specification** MOTOROLA **PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE** For More Information On This Product, Go to: www.freescale.com

7.5.7.5 USB Event Register (USBER)

The USBER reports events recognized by the USB channel and generates interrupts. Upon recognition of an event, the USB sets its corresponding bit in the USBER. Interrupts generated by this register may be masked in the USB mask register.

The USBER may be read at any time. A bit is cleared by writing a one (writing a zero does not affect a bit's value). More than one bit may be cleared at a time. All unmasked bits must be cleared before the CP will clear the internal interrupt request. This register is cleared at reset.

Figure 7-15. USB Event Register (USBER)

[Table 7-13](#page-92-0) describes USBER fields.

Table 7-13. USBER Fields

7.5.7.6 USB Mask Register (USBMR)

The USBMR is a 16-bit read/write register (0x11B74) that has the same bit formats as the USB event register. If a bit in the USBMR is one, the corresponding interrupt in the USBER is enabled. If the bit is zero, the corresponding interrupt in the USBER will be masked. This register is cleared at reset.

USB Buffer Descriptor Ring Freescale Semiconductor, Inc.

7.5.7.7 USB Status Register (USBS)

The USB status register, described in [Figure 7-16](#page-93-0) and [Table 7-14](#page-93-1), is a read-only register that allows the user to monitor real-time status condition on the USB lines.

Figure 7-16. USB Status Register (USBS)

[Table 7-14](#page-93-1) describes USBS fields.

Table 7-14. USBS Fields

Bit	Name	Description
$0 - 6$		Reserved
	IDLE	Idle status. IDLE is set when an idle condition is detected on the USB lines, it is cleared when the bus is not idle.

7.6 USB Buffer Descriptor Ring

The data associated with the USB channel is stored in buffers that are referenced by BDs organized in BD rings located in the dual-port RAM (refer to [Figure 7-17\)](#page-94-0). These rings have the same basic configuration as those used by the SCCs and SMCs.

There are four separate transmit BD rings and four separate receive BD rings, one for each endpoint. The BD ring allows the user to define buffers for transmission and buffers for reception. Each BD ring forms a circular queue. The CP confirms reception and transmission or indicates error conditions using the BDs to inform the processor that the buffers have been serviced.

USB Buffer Descriptor Ring Freescale Semiconductor, Inc.

The buffers may reside in either external or internal memory.

 \blacksquare

.
ق

7.6.1 USB Receive Buffer Descriptor (Rx BD) for Host and Function

The CP reports information about each buffer of received data using Rx BDs. The CP closes the current buffer, generates a maskable interrupt, and starts receiving data in the next buffer when the current buffer is full. Additionally, it closes the buffer on the following conditions:

- End of packet detected
- Overrun error occurred
- Bit stuff violation detected

As shown in [Figure 7-18,](#page-95-0) the first word of the Rx BD contains status and control bits. These bits are prepared by the user before reception and are set by the CP after the buffer has been closed. The second word contains the data length—in bytes—that was received. The third and fourth words contain a pointer that always points to the beginning of the received data buffer.

The RxBD is identical for both the host mode and the function mode.

Figure 7-18. USB Receive Buffer Descriptor (Rx BD) 1, 2

¹ Entries in **boldface** must be initialized by the user.

 2 All fields should be written by the CPU core before enabling the USB

[Table 7-15](#page-95-1) describes USB receive buffer descriptor fields.

Table 7-15. USB Rx BD Fields

Table 7-15. USB Rx BD Fields (continued)

Table 7-15. USB Rx BD Fields (continued)

Data length represents the number of octets that the CP has written into this BD's buffer. It is written once by the CP as the BD is closed.

The receive buffer pointer always points to the first location of the associated buffer. The pointer must be divisible by 4. The buffer may reside in either internal or external memory.

7.6.2 USB Transmit Buffer Descriptor (Tx BD) for Function

Data that the USB function wishes to transmit to the host is arranged in buffers referenced by the Tx BD ring. The first word of the Tx BD contains the status and control bits.

Figure 7-19. USB Transmit Buffer Descriptor (Tx BD) 1, 2

¹ Entries in **boldface** must be initialized by the user.

² All fields should be prepared by the user before transmission.

[Table 7-16](#page-97-0) describes USB TxBD fields.

Table 7-16. USB Function Tx BD Fields

Table 7-16. USB Function Tx BD Fields (continued)

Data length (the second half word of a TxBD) is the number of octets the CP should send from this BD's data buffer. It is never modified by the CP.

USB Buffer Descriptor Ring Freescale Semiconductor, Inc.

Tx buffer pointer (the third and fourth half words of a TxBD) always points to the first location of the buffer in internal or external memory. The pointer may be even or odd.

7.6.3 USB Transmit Buffer Descriptor (Tx BD) for Host

Data to be transmitted with the USB to the CP by is arranged in buffers referenced by the Tx BD ring. The first word of the Tx BD contains status and control bits.

¹ Entries in **boldface** must be initialized by the user.

 2 All fields should be prepared by the user before transmission.

[Table 7-16](#page-97-0) describes USB TxBD fields.

Table 7-17. USB Host Tx BD Fields

Table 7-17. USB Host Tx BD Fields (continued)

¹ Written by the USB controller after it finishes sending the associated data buffer.

Data length (the second half word of a TxBD) is the number of octets the CP should send from this BD's data buffer. It is never modified by the CP.

Tx buffer pointer (the third and fourth half words of a TxBD) always points to the first location of the buffer in internal or external memory. The pointer may be even or odd.

7.7 USB CP Commands

The following transmit commands are issued to the CP command register (CPCR). Refer to [Section 5.3.1, "CP Command Register \(CPCR\).](#page-58-0)"

7.7.1 STOP Tx Command

This command disables the transmission of data on the selected endpoint. After issuing the command the corresponding End Point FIFO should be flushed. No further transmissions will take place until the Restart Tx Command is issued.

7.7.2 RESTART Tx Command

This command enables the transmission of data from the corresponding endpoint on the USB. This command is expected by the USB controller after a STOP Tx Command, or after transmission error (underrun or time-out).

7.8 USB Controller Errors

The USB controller reports frame reception and transmission error conditions using the BDs and the USB event register (USBER). Transmission errors are shown in [Table 7-18.](#page-101-1) Errors which exist exclusively in host mode or function mode are marked as such.

[Table 7-19](#page-102-0) describes the USB controller reception errors.

7.9 USB Function Controller Initialization Example

The following is an example initialization sequence for the USB controller operating in function mode. It can be used to set up four function endpoints (0–3) to fill transmit FIFOs so that data is ready for transmission when an IN token is received from the USB. The token can be generated using a USB traffic generator.

- 1. Program CMXSCR to provide a 48 MHz clock to the USB controller.
- 2. Clear PDIRD[22] and set PPARD[22] to select USBRXD.
- 3. Clear PDIRC[8,9] and set PPARC[8,9] to select USBRXP and USBRXN.
- 4. Set PDIRD[20,21] and PPARD[20,21] to select USBTXP and USBTXN.
- 5. Set PDIRC[20] and PPARC[20] to select \overline{USBOE} .
- 6. Clear FRAME_N.
- 7. Write (DPRAM+0x500) to EP0PTR, (DPRAM+0x520) to EP1PTR, $(DPRAM+0x540)$ to EP2PTR, and $(DPRAM+0x560)$ to EP3PTR to set up the endpoint pointers.
- 8. Write 0xBC80_0004 to DPRAM+0x20 to set up the TxBD[Status and Control, Data Length] fields of endpoint 0.
- 9. Write DPRAM+0x200 to DPRAM+0x24 to set up the TxBD[Buffer Pointer] field of endpoint 0.
- 10. Write 0xBCC0_0004 to DPRAM+0x28 to set up the TxBD[Status and Control, Data Length] fields of endpoint 1.
- 11. Write DPRAM+0x210 to DPRAM+0x2C to set up the TxBD[Buffer Pointer] field of endpoint 1.
- 12. Write 0xBC80_0004 to DPRAM+0x30 to set up the TxBD[Status and Control, Data Length] fields of endpoint 2.

USB Function Controller Initialization Example Freescale Semiconductor, Inc.

- 13. Write DPRAM+0x220 to DPRAM+0x34 to set up the TxBD[Buffer Pointer] field of endpoint 2.
- 14. Write 0xBCC0_0004 to DPRAM+0x38 to set up the TxBD[Status and Control, Data Length] fields of endpoint 3.
- 15. Write DPRAM+0x230 to DPRAM+0x3C to set up the TxBD[Buffer Pointer] field of endpoint 3.
- 16. Write 0xCAFE_CAFE to DPRAM+0x200 to set up the endpoint 0 Tx data pattern.
- 17. Write 0xFACE_FACE to DPRAM+0x210 to set up the endpoint 1 Tx data pattern.
- 18. Write 0xBACE_BACE to DPRAM+0x220 to set up the endpoint 2 Tx data pattern.
- 19. Write 0xCACE_CACE to DPRAM+0x230 to set up the endpoint 3 Tx data pattern.
- 20. Write 0x2000_2020 to DPRAM+0x500 to set up the RBASE and TBASE fields of the endpoint 0 parameter RAM.
- 21. Write 0x1818_0100 to DPRAM+0x504 to set up the RFCR, TFCR, and MRBLR fields of the endpoint 0 parameter RAM.
- 22. Write 0x2000_2020 to DPRAM+0x508 to set up the RBPTR and TBPTR fields of the endpoint 0 parameter RAM.
- 23. Clear the TSTATE field of the endpoint 0 parameter RAM.
- 24. Write 0x2008_2028 to DPRAM+0x520 to set up the RBASE and TBASE fields of the endpoint 1 parameter RAM.
- 25. Write 0x1818_0100 to DPRAM+0x524 to set up the RFCR, TFCR, and MRBLR fields of the endpoint 1 parameter RAM.
- 26. Write 0x2008_2028 to DPRAM+0x528 to set up the RBPTR and TBPTR fields of the endpoint 1 parameter RAM.
- 27. Clear the TSTATE field of the endpoint 1 parameter RAM.
- 28. Write 0x2010_2030 to DPRAM+0x540 to set up the RBASE and TBASE fields of the endpoint 2 parameter RAM.
- 29. Write 0x1818_0100 to DPRAM+0x544 to set up the RFCR, TFCR, and MRBLR fields of the endpoint 2 parameter RAM.
- 30. Write 0x2010_2030 to DPRAM+0x548 to set up the RBPTR and TBPTR fields of the endpoint 2 parameter RAM.
- 31. Clear the TSTATE field of the endpoint 2 parameter RAM.
- 32. Write 0x2018_2038 to DPRAM+0x560 to set up the RBASE and TBASE fields of the endpoint 3 parameter RAM.
- 33. Write 0x1818_0100 to DPRAM+0x564 to set up the RFCR, TFCR, and MRBLR fields of the endpoint 3 parameter RAM.
- 34. Write 0x2018_2038 to DPRAM+0x568 to set up the RBPTR and TBPTR fields of the endpoint 3 parameter RAM.

Programming the USB Host Controller Freescale Semiconductor, Inc.

- 35. Clear the TSTATE field of the endpoint 3 parameter RAM.
- 36. Write 0x0000 to USEP0 for control transfer, one packet only, and manual handshake.
- 37. Write 0x1200 to USEP1 for bulk transfer, one packet only, and manual handshake.
- 38. Write 0x2200 to USEP2 for bulk transfer, one packet only, and manual handshake.
- 39. Write 0x3200 to USEP3 for bulk transfer, one packet only, and manual handshake.
- 40. Write 0x00 to the USMOD for full-speed 12 Mbps function endpoint mode and disable the USB.
- 41. Write 0x05 to the USAD for slave address 5.
- 42. Set USMOD[EN] to enable the USB controller.
- 43. Write 0x80 to USCOM to start filling the Tx FIFO with endpoint 0 data ready for transmission when an IN token is received.
- 44. Write 0x81 to USCOM to start filling the Tx FIFO with endpoint 1 data ready for transmission when an IN token is received.
- 45. Write 0x82 to USCOM to start filling the Tx FIFO with endpoint 2 data ready for transmission when an IN token is received.
- 46. Write 0x83 to USCOM to start filling the Tx FIFO with endpoint 3 data ready for transmission when an IN token is received.

7.10 Programming the USB Host Controller

The MPC8280 implementation of a USB host uses endpoint 0 to control the host transmission and reception. The other endpoints are typically not used, unless for testing purposes (loop-back).

Programming the USB controller to act as host is similar to configuring an endpoint for function operation. A general outline of how to program the host controller follows. (A more detailed example can be found in [Section 7.10.1, "USB Host Controller Initialization](#page-105-0) [Example](#page-105-0).")

- Set the host bit in the mode register (USBMOD[HOST] = 1) to configure the controller as a host.
- Set the multi-frame bit in the endpoint 0 configuration register (USEP0[MF] = 1) to allow SETUP/OUT tokens and DATA0/DATA1 packets to be sent back-to-back.
- Prepare tokens in separate BDs.
- Using software, append the CRC5 as part of the transmitted data because the CPM does not support automatic CRC5 generation.
- Clock the USB host controller as a high speed function (48-MHz reference clock).

Fr \bigcirc $\bf \Phi$ $\boldsymbol{0}$ $\mathbf 0$

ale

 \bm{U} $\bf \Phi$

mic

o \blacksquare d u $\mathbf 0$ t o

r, I

 \blacksquare

.
ق

Programming the USB Host Controller Freescale Semiconductor, Inc.

• For low-speed transactions with an external hub, set TxBD[LSP] in the token's BD. This causes the USB host controller to generate a preamble (PRE token) at full speed before changing the transmit rate to low speed and sending the data packet. After completion of the transaction, the host returns to full-speed operation. Note that LSP should be set only for token BDs.

7.10.1 USB Host Controller Initialization Example

The following is a local loopback example initialization sequence for the USB controller operating as a host. It can be used to set up endpoints 0 and 1 to fill up transmit FIFOs to demonstrate an IN token transaction.

- 1. Program CMXSCR to provide a 48 MHz clock to the USB controller.
- 2. Clear PDIRD[22] and set PPARD[22] to select USBRXD.
- 3. Clear PDIRC[8,9] and set PPARC[8,9] to select USBRXP and USBRXN.
- 4. Set PDIRD[20,21] and PPARD[20,21] to select USBTXP and USBTXN.
- 5. Set PDIRC[20] and PPARC[20] to select USBOE.
- 6. Write (DPRAM+0x500) to EP0PTR, (DPRAM+0x520) to EP1PTR to set up the endpoint pointers.
- 7. Write 0xB000_0000 to DPRAM+0x00 to set up the RxBD[Status and Control, Data Length] fields of endpoint 0.
- 8. Write DPRAM+0x100 to DPRAM+0x04 to set up the RxBD[Buffer Pointer] field of endpoint 0.
- 9. Write 0xB800 0003 to DPRAM+0x20 to set up the TxBD[Status and Control, Data Length] fields of endpoint 0.
- 10. Write DPRAM+0x200 to DPRAM+0x24 to set up the TxBD[Buffer Pointer] field of endpoint 0.
- 11. Write 0xBC80_0003 to DPRAM+0x28 to set up the TxBD[Status and Control, Data Length] fields of endpoint 1.
- 12. Write DPRAM+0x210 to DPRAM+0x2C to set up the TxBD[Buffer Pointer] field of endpoint 1.
- 13. Write 0x698560 to DPRAM+0x200 to set up the endpoint 0 Tx data pattern. This pattern consists of the IN token and the CRC5.
- 14. Write 0xABCD_1234 to DPRAM+0x210 to set up the endpoint 1 Tx data pattern.
- 15. Write 0x2000_2020 to DPRAM+0x500 to set up the RBASE and TBASE fields of the endpoint 0 parameter RAM.
- 16. Write 0x1818_0100 to DPRAM+0x504 to set up the RFCR, TFCR, and MRBLR fields of the endpoint 0 parameter RAM.

 \blacksquare d u $\mathbf 0$ t o

r, I

 \blacksquare

.
ق

Programming the USB Host Controller Freescale Semiconductor, Inc.

- 17. Write 0x2000_2020 to DPRAM+0x508 to set up the RBPTR and TBPTR fields of the endpoint 0 parameter RAM.
- 18. Clear the TSTATE field of the endpoint 0 parameter RAM.
- 19. Write 0x2008_2028 to DPRAM+0x520 to set up the RBASE and TBASE fields of the endpoint 1 parameter RAM.
- 20. Write 0x1818_0100 to DPRAM+0x524 to set up the RFCR, TFCR, and MRBLR fields of the endpoint 1 parameter RAM.
- 21. Write 0x2008_2028 to DPRAM+0x528 to set up the RBPTR and TBPTR fields of the endpoint 1 parameter RAM.
- 22. Clear the TSTATE field of the endpoint 1 parameter RAM.
- 23. Write 0x0020 to USEP0 for the host, control transfer, multi-packet.
- 24. Write 0x1100 to USEP1 for endpoint 1, interrupt transfer, one packet only.
- 25. Write 0x06 to USMOD for full-speed 12 Mbps signaling, local loopback configuration (test and host modes set), and disable the USB.
- 26. Write 0x05 to the USAD for slave address 5.
- 27. Set USMOD[EN] to enable the USB controller.
- 28. Write 0x81 to the USCOM to start filling the Tx FIFO with endpoint 1 data ready for transmission when an IN token is received.
- 29. Write 0x80 to the USCOM to start filling the Tx FIFO with endpoint 0 data ready for transmission.

The expected results are as follows:

- TxBD[Status and Control] of endpoint 0 should contain 0x3800.
- TxBD[Data Length] of endpoint 0 should contain 0x0003.
- TxBD[Status and Control] of endpoint 1 should contain 0x3C80.
- TxBD[Data Length] of endpoint 1 should contain 0x0003.
- RxBD[Status and Control] of endpoint 0 should contain 0x3C00.
- RxBD[Data Length] of endpoint 0 should contain 0x0005.
- The receive buffer of endpoint 0 should contain 0xABCD_122B, 0x42xx_xxxx.

Programming the USB Host Controller Freescale Semiconductor, Inc.
Chapter 8 Fast Communication Controller (FCC)

NOTE: Reference Documentation

This chapter is an addendum to the *MPC8260 PowerQUICC II User's Manual*; it supplements Chapters 28 –30.

8.1 FCC Enhancements Overview

The MPC8280 FCC has the following enhanced features (this list supplements the list on page 28-1 of the *MPC8260 PowerQUICC II User's Manual*):

- 10/100 Mbps Ethernet through RMII interface
- ATM internal rate mode for 31 PHYs
- ATM 31 PHY addresses for both FCC1 and FCC2

8.2 General FCC Expansion Mode Register (GFEMR)

The general FCC expansion mode register (GFEMR) defines the expansion modes. It should be programmed according to the protocol used.

Figure 8-1. General FCC Expansion Mode Register (GFEMR)

[Table 8-1](#page-109-0) describes GFEMR*x* fields.

Fr \bigcirc $\bf \Phi$ $\boldsymbol{0}$ $\mathbf 0$

ale

 \bm{U} $\bf \Phi$

mic

o \blacksquare d u $\mathbf 0$ t o

r, I

 \blacksquare

.
ق

Table 8-1. GFEMR*x* **Field Descriptions**

8.3 Fast Ethernet Controller

8.3.1 FCC Ethernet Mode Register (FSPMR)

NOTE: Reference Documentation

This section replaces Section 30.18.1 in the *MPC8260 PowerQUICC II User's Manual*.

The MPC2880 supports 10/100 Mbps Ethernet through a RMII interface (according to RMII Specification March 20, 1998). The RMII use a single reference clock (50 MHz) and seven pins which are a proper subset of the MII interface pins. Ethernet features are unchanged in RMII mode. To select RMII-PHY interface, a mode bit in the Ethernet mode register (FPSMR) has been added, as shown in [Figure 8-2.](#page-109-1)

Figure 8-2. FCC Ethernet Mode Register (FPSMR*x***)**

[Table 8-2](#page-110-0) describes FPSMR fields.

Bits	Name	Description
$15 - 20$		Reserved, should be zero.
21	CAM	CAM address matching 0 Normal operation. Use the CAM for address matching; CAM result (16 bits) is added at the end of the frame.
22	BRO	Broadcast address 0 Receive all frames containing the broadcast address. Reject all frames containing the broadcast address unless $FSMR[PRO] = 1$.
23		Reserved, should be zero
$24 - 25$	CRC	CRC selection 0x Reserved. 10 32-bit CCITT-CRC (Ethernet). X32 + X26 + X23 + X22 + X16 + X12 + X11 + X10 + X8 + X7 + $X5 + X4 + X2 + X1 + 1$. Select this to comply with Ethernet specifications. 11 Reserved.
$26 - 31$		Reserved, should be zero

Table 8-2. FPSMR Ethernet Field Descriptions (continued)

8.3.2 Connecting the MPC8280 to Ethernet (RMII)

NOTE: Reference Documentation

This section is an addition to Chapter 30, "Fast Ethernet Controller," in the *MPC8260 PowerQUICC II User's Manual*.

[Figure 8-3](#page-111-0) shows the basic components of the reduced media-independent interface (RMII) and the signals required for the fast Ethernet connection between the MPC8280 and a PHY. The MDC/MDIO management interface is the same as in MII. The RMII reference clock (REF_CLK) is distributed over the FCC transmit clock. In RMII mode receive clock is not used.

1The management signals (MDC and MDIO) can be common to all of the fast Ethernet connections in the system, assuming that each PHY has a different management address. Use parallel I/O port pins to implement MDC and MDIO. (The I^2C controller cannot be used for this function.)

Figure 8-3. Connecting the MPC8280 to Ethernet (RMII)

Fr \bigcirc $\bf \Phi$ $\boldsymbol{0}$ $\mathbf 0$

ale

 \bm{U} $\bf \Phi$

mic

o \blacksquare d u $\mathbf 0$ t o

r, I

 \blacksquare

.
ق

8.4 ATM: Extended Number of PHYs

NOTE

This section applies to the MPC8280 only. The MPC8270 does not support ATM.

NOTE: Reference Documentation

This section is an addition to Chapter 29, "ATM Controller," in the *MPC8260 PowerQUICC II User's Manual*.

The MPC8280 has additional pin muxing to support 31 PHYs on both FCC1 and FCC2. To utilize this feature, do the following:

- Program CMXUAR[MAD4] = 1
- Program CMXUAR[MAD3] $= 1$
- Select dedicated UTOPIA address lines for FCC2 in the parallel I/O (TxADDR[4:3], RxADDR[4:3]).

Refer to [Chapter 9, "Parallel I/O Ports,](#page-120-0)" of this document and Section 15.4.1, "CMX UTOPIA Address Register (CMXUAR)," in the *MPC8260 PowerQUICC II User's Manual.*

8.5 ATM: Expanded Internal Rate

NOTE

This section applies to the MPC8280 only. The MPC8270 does not support ATM.

8.5.1 Transmit External Rate and Internal Rate Modes

The ATM controller supports the following three rate modes:

- External rate mode—The total transmission rate is determined by the PHY transmission rate. The FCC sends cells to keep the PHY FIFOs full; the FCC inserts idle/unassign cells to maintain the transmission rate.
- Internal rate mode—The total transmission rate is determined by the FCC internal rate timers. In this mode, the FCC does not insert idle/unassign cells. The internal rate mechanism is supported for the first four PHY devices (PHY address 0-3). Each PHY has its own FTIRR, described in [Section 8.6.5, "FCC Transmit Internal Rate](#page-117-0) [Register \(FTIRRx\)](#page-117-0)." The FTIRR includes the initial value of the internal rate timer. A cell transmit request is sent when an internal rate timer expires. When using internal rate mode, the user assigns one of the baud-rate generators (BRGs) to clock the four internal rate timers.

• Internal rate expanded mode—The total transmission rate is determined by the FCC internal rate timers and by the assignment of rate per PHY. In this mode, the FCC does not insert idle/unassign cells. The internal rate expanded mode differs from the internal rate mode in that the internal rate mechanism is extended for 31 PHY devices (PHY addresses 0-30) and there cannot be a mix of external and internal rate PHYs. Expanded internal rate is configured by registers GFEMRx, FIRPERx, FIRSRx_HI, FIRSRx_LO, and by FTIRRx. Another feature of internal rate expanded mode is an indication of transmit underrun error status per PHY. When using internal rate expanded mode, the user assigns one of the baud-rate generators (BRGs) to clock the four internal rate timers, and any timer can trigger any PHY.

8.6 ATM Registers

NOTE

This section applies to the MPC8280 only. The MPC8270 does not support ATM.

The following sections describe the configuration of the registers in ATM internal rate mode.

8.6.1 FCC Transmit Internal Rate Mode

In internal rate mode the total transmission rate is the sum of the rates assigned for all PHYs. This register controls how internal rate is configured. In internal rate mode $(GFEMR[TIREM] = 0)$, the internal rate assigned per PHY is configured by registers FTIRR[0-3]. In internal rate expanded mode (GFEMR[TIREM] = 1), registers FTIRR[0-3] control the available rates, but the PHY settings are configured in registers FIRPER, FIRSR_HI and FIRSR_LO. In TIREM $= 0$ mode internal rate can only be used for PHYs[0-3], whereas in TIREM = 1 mode up to 31 PHYs are supported. If TIREM = 1 mode is selected, the transmit internal rate underrun (TIRU) status per PHY may be read at any time in register FIRER.

8.6.2 FCC Transmit Internal Rate Port Enable Register (FIRPER)

This register enables internal rate transmission for PHYs[0-30]. It is valid only if GFEMR[TIREM] = 1. If a PHY is not enabled in FIRPER, all TxClav indications from that PHY will be masked. The user should configure FIRPER according to the PHY addresses which are being used on the UTOPIA bus and should not enable PHYs with addresses larger then the last PHY address set by FPSMR[Last PHY]. PHYs can be enabled or disabled at any time—for example, if a TIRU event has occurred.

mic

o \blacksquare d u $\mathbf 0$ t o

r, I

 \blacksquare

.
ق

ATM Registers

Figure 8-4. FCC Transmit Internal Rate Port Enable Register (FIRPER)

[Table 8-3](#page-114-0) describes FIRPER*x* fields.

Table 8-3. FIRPER*x* **Field Descriptions (TIREM=1)**

Bit	Name	Description
$0 - 15$	PE_V	Port enable 0 Transmit internal rate for PHY address y is disabled. TxClav from this PHY is masked. Transmit Internal rate for PHY address y is enabled. The rate assigned for PHY y is selected by register FIRSR_HI (refer to Section 8.6.4, "FCC Internal Rate Selection Registers (FIRSR_HI, FIRSR_LO)").
$16 - 30$	PE _V	Port enable. 0 Transmit internal rate for PHY address y is disabled. TxClav from this PHY is masked. 1 Transmit Internal rate for PHY address y is enabled. The rate assigned for PHY y is selected by register FIRSR_LO (refer to Section 8.6.4, "FCC Internal Rate Selection Registers (FIRSR_HI, FIRSR_LO)").
31		Reserved, should be cleared.

8.6.3 FCC Internal Rate Event Register (FIRER)

Transmit internal rate underrun (TIRU) errors are reported for any PHY that has a transmission deficiency of 8 cells. Under this condition and in internal rate mode only, FCCE[TIRU] is set, and if the corresponding bit in the FCC mask register (FCCM[TIRU]) is set, an interrupt is generated. If TIREM $= 1$, the TIRU status per PHY can be read at any time in the FCC internal rate event register (FIRER). Once FIRER[TIRUy] error status is set, it can be cleared only by writing 1 to it. To prevent an underrun PHY from continuously reporting errors, it can be disabled by FIRPER. The sequence of disabling a PHY is as follows:

- Disable PHY y by clearing FIRPER[y]
- Clear event FIRER[y] by writing 1 to it
- Clear event FCCE[TIRU] by writing 1 to it

F

Figure 8-5. FCC Internal Rate Event Register (FIRER)

[Table 8-4](#page-115-1) describes FIRER*x* fields.

Table 8-4. FIRER*x* **Field Descriptions (TIREM=1)**

8.6.4 FCC Internal Rate Selection Registers (FIRSR_HI, FIRSR_LO)

If TIREM $= 1$, each PHY can be assigned one of four rates, as configured by the four FCC transmit internal rate timers. The FCC internal rate selection registers (FIRSRx_HI, FIRSRx_LO), shown in [Figure 8-6](#page-116-0) and [Figure 8-7,](#page-116-1) assign rate group to each of the PHYs.

ATM Registers

Figure 8-6. FCC Internal Rate Selection Register HI (FIRSR*x***_HI)**

[Table 8-5](#page-116-2) describes FIRSR*x*_HI fields.

Table 8-5. IRSR*x***_HI Field Descriptions (TIREM=1)**

[Table 8-6](#page-117-1) describes FIRSR*x*_LO fields.

Bit	Name	Description
$ 0-29 $	GS _V	Group select for PHY y 00The transmit internal rate for PHY address y is controlled by FTIRRx_GRP0. 01 The transmit internal rate for PHY address y is controlled by FTIRRx_GRP1. 10The transmit internal rate for PHY address y is controlled by FTIRRx_GRP2. 11The transmit internal rate for PHY address y is controlled by FTIRRx GRP3.
30–31		Reserved, should be cleared.

Table 8-6. FIRSR*x***_LO Field Descriptions (TIREM=1)**

8.6.5 FCC Transmit Internal Rate Register (FTIRR*x***)**

If GFEMR[TIREM] = 0, PHYs at addresses $0-3$ have their own FCC transmit internal rate registers (FTIRRx_PHY0–FTIRRx_PHY3) for use in transmit internal rate mode. If TIREM=1, FTIRRx are used as group timers and PHYs at addresses 0-30 are assigned to a rate group by FIRSRx_HI and FIRSRx_LO. FTIRR*x*, shown in [Figure 8-8,](#page-117-2) includes the initial value of the internal rate timer. The clock to the internal rate timers is supplied by one of four baud-rate generators selected in CMXUAR; refer to Section 15.4.1, "CMX UTOPIA Address Register (CMXUAR)," in the *MPC8260 PowerQUICC II User's Manual*. Note that in slave mode, FTIRR0 is used regardless of the slave PHY address.

Figure 8-8. FCC Transmit Internal Rate Register (FTIRR)

[Table 8-7](#page-118-0) describes FTIRR*x* fields.

o \blacksquare d u $\mathbf 0$ t o

r, I

 \blacksquare

.
ق

Table 8-7. FTIRR*x* **Field Descriptions**

[Figure 8-9](#page-118-1) shows how transmit clocks are determined.

Figure 8-9. FCC Transmit Internal Rate Clocking

8.6.5.1 Example

If the MPC8280 is connected to four 155 Mbps PHY devices and the maximum transmission rate is 155 Mbps for the first PHY and 10 Mbps for the rest of the PHYs, the BRG CLK should be set according to the highest rate. If the system clock is 133 MHz, the BRG should be programmed to divide the system clock by 362 to generate cell transmit requests every 362 system clocks:

 $\frac{(133\text{MHz} \times (53 \times 8))}{155.52\text{Mbps}} = 362$

For the 155 Mbps PHY, the FTIRR divider should be programmed to zero (the BRG CLK is divided by one); for the rest of the 10 Mbps PHYs, the FTIRR divider should be programmed to 14 (the BRG CLK is divided by 15).

8.6.6 Internal Rate Programming Model

The programming sequence in TIREM $= 0$ mode is as follows:

- 1. Clear GFEMRx[TIREM]
- 2. Program FTIRRx

ATM Registers

Freescale Semiconductor, Inc.

The programming sequence in TIREM $= 1$ mode is as follows:

- 1. Clear FTIRRx[TRM]
- 2. Set GFEMRx[TIREM]
- 3. Program FIRSRx_HI and FIRSRx_LO
- 4. Program FTIRRx
- 5. Program FIRPERx

If FTIRRx are set to generate same order of magnitude rates, setting round robin polling mode is more adequate than fixed priority mode. To reduce the risk of transmit underrun if there are a few PHYs with high internal rate and a number of PHYs with a low internal rate, the fast PHYs should be assigned consecutive addresses starting at 0 and fixed priority mode should be chosen.

Chapter 9 Parallel I/O Ports

NOTE: Reference Documentation

The following tables replace those in Chapter 35, "Parallel I/O Ports," in the *MPC8260 PowerQUICC II User's Manual.*

MPC8280 parallel I/O ports are backward compatible to previous PowerQUICC II devices. Additional pin multilexing options were added in order to support:

- USB 1.1 (in place of TDMA1/SMC2, TDMD2 no clks, SCC1, FCC2 Master Mphy)
- 32 MultiPHY for each FCC (in place of TDMA1, SMC2)

Additions appear in **red boldface**.

[Table 9-1](#page-120-1) shows the port A pin assignments.

Table 9-1. Port A—Dedicated Pin Assignment (PPARA = 1) (continued)

Table 9-1. Port A—Dedicated Pin Assignment (PPARA = 1) (continued)

Table 9-1. Port A—Dedicated Pin Assignment (PPARA = 1) (continued)

1 MSNUM[0–4] is the sub-block code of the peripheral controller using SDMA; MSNUM[5] indicates which section, transmit or receive, is active during the transfer. See *MPC8260 User's Manual* Section 18.2.4, "SDMA Transfer Error MSNUM Registers (PDTEM and LDTEM)."

2 Available only when the primary option for this function is not used.

[Table 9-2](#page-124-0) shows the port B pin assignments.

Table 9-2. Port B Dedicated Pin Assignment (PPARB = 1)

Table 9-2. Port B Dedicated Pin Assignment (PPARB = 1) (continued)

Table 9-2. Port B Dedicated Pin Assignment (PPARB = 1) (continued)

[Table 9-3](#page-126-0) shows the port C pin assignments.

Table 9-3. Port C Dedicated Pin Assignment (PPARC = 1)

Table 9-3. Port C Dedicated Pin Assignment (PPARC = 1) (continued)

Table 9-3. Port C Dedicated Pin Assignment (PPARC = 1) (continued)

¹ Available only when the primary option for this function is not used.

² MPHY Address pins 3,4 (master mode) can come from FCC2, depending on CMXUAR programming. (See *MPC8260 PowerQUICC II User's Manual* Section 15.4.1, "CMX UTOPIA Address Register (CMXUAR).")

[Table 9-4](#page-129-0) shows the port D pin assignments.

Table 9-4. Port D Dedicated Pin Assignment (PPARD = 1)

Table 9-4. Port D Dedicated Pin Assignment (PPARD = 1) (continued)

Table 9-4. Port D Dedicated Pin Assignment (PPARD = 1) (continued)

¹ MPHY address pins 3 and 4 (master mode) can come from FCC2, depending on CMXUAR programming. (See *MPC8260 PowerQUICC II User's Manual* Section 15.4.1, "CMX UTOPIA Address Register (CMXUAR).")

² MPHY address pins 0–4 (slave mode) can come from FCC2, depending on CMXUAR programming. (See *MPC8260 PowerQUICC II User's Manual* Section 15.4.1, "CMX UTOPIA Address Register (CMXUAR).")

³ Available only when the primary option for this function is not used.