

VME bus

MULTI-FUNCTION CARD

**A/D, D/A, Discrete I/O, TTL I/O, Differential I/O, RTD,
Synchro / Resolver and LVDT / RVDT Channels**

**EXTENSIVE DIAGNOSTICS
FOR COMMERCIAL AND MILITARY APPLICATIONS**



Photo: Sample Configuration (Heatsink removed for clarity)

FEATURES:

- Multiple functions available (A/D, D/A, Digital I/O, Discrete I/O, Synchro/Resolver Measurement, Signal Generator) on a single slot VME card
- Background Self Test
- No damage if Signals are applied when card is not powered
- Geographical addressing (Field selectable)
- Connections via Front panel, P2/P0 or both
- Conducted cooled versions available

DESCRIPTION

This universal card eliminates the need for specialized, single function cards by providing an assortment of functions on one single card. The “mother board” contains **6 independent module slots**, each of which can be populated with a function specific module. The available functions are as follows:

Function	Module	Channels	Details
A/D	C1, C2, C4, C3	10	± 1.25 to ± 10 , ± 40 , ± 50 VDC and 4-20ma versions
D/A	J3, J5, F3, F1	10	± 1.25 , ± 2.5 , ± 5 V, ± 10 VDC, Isolated or Non-Isolated versions
	J7	4	High Voltage , ± 20 to ± 80 VDC, Isolated
Signal Generator	E1	4	Function Generator, 10-130 KHz, 0-15Vpp (5.3 Vrms)
Digital I/O	D1	16	TTL (5V System Logic Supply), Programmable for Input or Output
	D2	11	Differential Multi-Mode Transceivers
Discrete I/O	K2, K4	16	Discrete (0-40 VDC), Programmable for Input or Output, Isolated or Non-Isolated
	K6	16	Discrete (0-80 VDC), Programmable for Input or Output
LVDT/D ¹	L	4	LVDT-to-Digital, 2, 3 or 4 wire LVDT and one optional excitation per card
R/D ¹	R2, R3, R4	4	Resolver-to-Digital and one optional reference per card
RTD	G1	6	3 or 4 wire Platinum Resistance Temperature Device Measurement
RVDT/D ¹		4	RVDT-to-Digital and one optional excitation per card
S/D ¹	S1, S2	4	Synchro-to-Digital and one optional reference per card

Note 1: For these functions and other frequency ranges, see 64CS3 or 64SD3 and/or contact factory.

Automatic background BIT testing, an important feature is always enabled and continually checks the health of each channel. There is no need to guess or make assumptions about system performance. A fault is immediately reported and the specific channel is identified. This capability is of tremendous benefit because it identifies and reports a failure, without the need to shut down the equipment for troubleshooting. Testing is totally transparent to the user, requires no external programming, has no effect on the standard operation of the card and can be disabled on a per channel basis. (See Operational Instructions for further detail within this specification.)

TABLE OF CONTENTS

FEATURES:	1
DESCRIPTION	2
TABLE OF CONTENTS	3
SPECIFICATIONS	8
GENERAL FOR THE CARRIER CARD (MOTHER BOARD)	8
A/D (MODULE C1) TEN (10) A/D (1.25 VDC TO 10.0 VDC FS) UNI OR BIPOLAR	8
A/D (MODULE C2) TEN (10) A/D (40VDC) UNI OR BIPOLAR	9
A/D (MODULE C3) TEN (10) 4-20MA CURRENT MEASUREMENT MODULE	9
A/D (MODULE C4) TEN (10) A/D (50VDC) UNI OR BIPOLAR	10
I/O (MODULE D1) SIXTEEN (16) TTL, PROGRAMMABLE FOR INPUT OR OUTPUT	10
TTL Input.....	10
TTL Output.....	10
I/O (MODULE D2) ELEVEN (11) DIFFERENTIAL MULTI-MODE TRANSCEIVERS	11
Input.....	11
Output.....	11
SIGNAL (MODULE E1) FOUR (4) PROGRAMMABLE FREQUENCY GENERATORS.....	11
D/A (MODULE F1) TEN (10) D/A OUTPUTS ± 10 VDC , VME ISOLATED.....	12
D/A (MODULE F3) TEN (10) D/A OUTPUTS ± 5 VDC, VME ISOLATED.....	12
RTD (MODULE G1) SIX (6) FOUR-WIRE PLATINUM RTD.....	13
D/A (MODULE J3): TEN (10) D/A OUTPUTS ± 1.25 VDC, VME ISOLATED.....	13
D/A (MODULE J5) TEN (10) D/A OUTPUTS ± 2.5 VDC, VME ISOLATED.....	13
D/A (MODULE J7) FOUR (4) D/A OUTPUTS ± 20 TO ± 80 VDC, VME ISOLATED.....	14
I/O (MODULE K1) SIXTEEN (16) DISCRETE, NON-ISOLATED, PROGRAMMABLE FOR INPUT OR OUTPUT <i>SUPERSEDED BY</i> MODULE K2 14	
Discrete Input.....	14
Discrete Output.....	14
I/O (MODULE K2) SIXTEEN (16) DISCRETE, ISOLATED, PROGRAMMABLE FOR INPUT OR OUTPUT	15
Discrete Input.....	15
Discrete Output.....	15
Signal Power	15
Isolation.....	15
I/O (MODULE K4) SIXTEEN (16) DISCRETE, NON-ISOLATED, PROGRAMMABLE FOR INPUT OR OUTPUT	15
DISCRETE (MODULE K6) SIXTEEN (16) DISCRETE PROGRAMMABLE I/O CHANNELS; ISOLATED, 0 TO 80 VOLT	16
INPUT CHARACTERISTICS:	16
OUTPUT CHARACTERISTICS:	16
R/D (MODULE R2) FOUR (4) 400Hz RESOLVER MEASUREMENT	17
R/D (MODULE R3) FOUR (4) 400Hz RESOLVER MEASUREMENT	17
R/D (MODULE R4) FOUR (4) 1200Hz RESOLVER MEASUREMENT	17
S/D (MODULE S1) FOUR (4) 400Hz SYNCHRO MEASUREMENT.....	17
Reference Supply Include as Required	17
S/D (MODULE S2) FOUR (4) 60-400Hz SYNCHRO MEASUREMENT	18
SOFTWARE SUPPORT.....	19
ADDRESS CONFIGURATION.....	20
GEOGRAPHICAL ADDRESSING	20
PRODUCT CONFIGURATION AND MEMORY MAP.....	21
A/D (MODULE C).....	22
DATA READ.....	22

A/D RANGE & POLARITY	23
A/D FILTER BREAK FREQUENCY	23
MODULE DESIGN VERSION.....	23
MODULE DESIGN REVISION.....	23
MODULE DSP.....	23
MODULE FPGA.....	24
MODULE ID.....	24
BIT STATUS	24
OPEN STATUS.....	24
BIT STATUS INTERRUPT ENABLE	24
OPEN STATUS INTERRUPT ENABLE.....	24
I/O DIGITAL TTL, (MODULE D1).....	25
WRITE OUTPUT	25
READ I/O.....	25
DE-BOUNCE TIME	26
INPUT/OUTPUT FORMAT.....	26
RESET OVER-CURRENT	26
MODULE DESIGN VERSION.....	26
MODULE DESIGN REVISION.....	26
MODULE DSP.....	26
MODULE FPGA.....	27
MODULE ID.....	27
AUTOMATIC BACKGROUND BIT TESTING	27
STATUS INDICATIONS	27
I/O DIGITAL DIFFERENTIAL MULTI-MODE TRANSCEIVERS (MODULE D2)	28
WRITE OUTPUT	28
READ I/O.....	28
DE-BOUNCE TIME	29
INPUT TERMINATION CONTROL.....	29
INPUT/OUTPUT FORMAT.....	29
MODULE DESIGN VERSION.....	29
MODULE DESIGN REVISION.....	29
MODULE DSP.....	29
MODULE FPGA.....	30
MODULE ID.....	30
AUTOMATIC BACKGROUND BIT TESTING	30
STATUS INDICATIONS	30
SIGNAL GENERATOR (MODULE E).....	31
FREQUENCY	31
PHASE	32
AMPLITUDE.....	32
DC OFFSET.....	32
MODE.....	33
WRAP-AROUND FREQUENCY	33
WRAP-AROUND AMPLITUDE	33
WRAP-AROUND DC OFFSET	33
MODULE DESIGN VERSION.....	34
MODULE DESIGN REVISION.....	34
MODULE DSP.....	34
MODULE FPGA.....	34
MODULE ID.....	34
BIT STATUS	35
BIT STATUS INTERRUPT ENABLE	35
D/A (MODULE F OR J).....	36

WRITE D/A OUTPUT	36
D/A OUTPUT POLARITY	36
D/A WRAP-AROUND	36
MODULE DESIGN VERSION.....	37
MODULE DESIGN REVISION.....	37
MODULE DSP.....	37
MODULE FPGA.....	37
MODULE ID.....	37
BIT STATUS	38
OVER CURRENT STATUS	38
BIT STATUS INTERRUPT ENABLE	38
OVER CURRENT STATUS INTERRUPT ENABLE	38
HIGH VOLTAGE D/A (MODULE J7).....	39
WRITE D/A OUTPUT.....	39
D/A OUTPUT RANGE	40
D/A OUTPUT POLARITY	40
D/A WRAP-AROUND	40
MODULE DESIGN VERSION.....	40
MODULE DESIGN REVISION.....	40
MODULE DSP.....	40
MODULE FPGA.....	41
MODULE ID.....	41
BIT STATUS	41
OVER CURRENT STATUS	41
BIT STATUS INTERRUPT ENABLE	41
OVER CURRENT STATUS INTERRUPT ENABLE	41
RTD (MODULE G).....	42
RESISTANCE	42
RANGE	43
3 OR 4 WIRE MODE	43
MODULE DESIGN VERSION.....	43
MODULE DESIGN REVISION.....	43
MODULE DSP.....	43
MODULE FPGA.....	43
MODULE ID.....	44
BIT STATUS	44
OPEN STATUS	44
BIT STATUS INTERRUPT ENABLE	44
OPEN STATUS INTERRUPT ENABLE.....	44
I/O DISCRETE (MODULE K).....	45
I/O DISCRETE (MODULE K6)	46
WRITE OUTPUT	47
READ I/O.....	47
THRESHOLD PROGRAMMING	47
HYSTERESIS	47
MAX HIGH THRESHOLD	47
UPPER THRESHOLD	48
LOWER THRESHOLD	48
MIN LOW THRESHOLD	48
DE-BOUNCE TIME	48
INPUT/OUTPUT INTERFACE.....	49
CURRENT FOR SOURCE/SINK	51
INPUT/OUTPUT FORMAT	51
PULL-UP/DOWN CURRENT CONFIGURATION.....	52

VCC VALUE.....	52
RESET OVER-CURRENT	52
MODULE DESIGN VERSION.....	52
MODULE DESIGN REVISION.....	52
MODULE DSP.....	53
MODULE FPGA.....	53
MODULE ID.....	53
AUTOMATIC BACKGROUND BIT TESTING	53
STATUS INDICATIONS	53
STATUS INTERRUPT ENABLE	54
S/D (MODULE S).....	55
DATA.....	56
VELOCITY	56
RATIO.....	57
ANGLE Δ	57
ANGLE Δ INITIATE.....	57
ACTIVE CHANNELS.....	57
LATCH.....	58
TEST ANGLE.....	58
TWO SPEED LOCK-LOSS.....	58
VELOCITY SCALE	58
A & B RESOLUTION.....	59
SYNCHRO / RESOLVER.....	59
REFERENCE FREQUENCY	59
REFERENCE VOLTAGE.....	59
MODULE DESIGN VERSION.....	60
MODULE DESIGN REVISION.....	60
MODULE DSP.....	60
MODULE FPGA.....	60
MODULE ID.....	60
BIT STATUS	61
SIGNAL STATUS.....	61
REFERENCE STATUS	61
ANGLE Δ ALERT	61
BIT STATUS INTERRUPT ENABLE	62
SIGNAL STATUS INTERRUPT ENABLE	62
REFERENCE STATUS INTERRUPT ENABLE	62
ANGLE Δ ALERT INTERRUPT ENABLE	62
GENERAL USE REGISTER MEMORY MAP.....	63
PART NUMBER	63
SERIAL NUMBER	63
DATE CODE.....	63
REVISIONS.....	63
BOARD READY	63
WATCHDOG TIMER	63
SOFT RESET	63
TEST ENABLE	64
TEST (D2) VERIFY.....	64
LATCH ALL A/Ds.....	64
A/D D0 TEST RANGE	64
A/D D0 TEST VOLTAGE	64
D/A RESET TO ZERO.....	64
D/A RETRY OVERLOAD.....	64
D/A RESET OVERLOAD	64
D/A OVERRIDE.....	65
REFERENCE DESIGN VERSION	65

REFERENCE DESIGN REVISION	65
DESIGN VERSION.....	65
PLATFORM.....	65
MODEL	65
GENERATION	65
SPECIAL SPEC	65
INTERRUPT LEVELS	66
INTERRUPTS VECTOR	66
FRONT AND REAR PANEL CONNECTORS	67
REFERENCE OUTPUT.....	67
SLOT 1	68
SLOT 2	68
SLOT 3	69
SLOT 4	69
SLOT 5	70
SLOT 6	70
ENCODER/COMMUTATION OUTPUT CONNECTION	71
PART NUMBER DESIGNATION	72
REVISION PAGE	73

SPECIFICATIONS

General

VME Data transfer:

Interrupts:

ESD protection:

Power (Mother board):

Temperature, operating:

Storage temperature:

Temperature cycling:

Size:

Weight:

For the Carrier Card (Mother Board)

Data transfers within 200 ns

One Interrupt capability is implemented. One of seven priority lines can be specified.

Designed to meet the testing requirements of IEC 801-2 Level 2. (4KV transient with a peak current of 7.5A and a time constant of approximately 60 ns

+5 VDC at .30 A, then add power for each individual module.

"C" =0°C to +70°C, "E" =-40°C to +85°C (see part number)

-55°C to +105°C

Each board is cycled from -40°C to +85°C for 24 hrs, option "E" or "H" (see part number)

6U (9.2") height, 4HP (0.8") width. 233.4 mm x 20.3 mm x 160 mm deep

16 oz. (454g) unpopulated.

add weight for each module (typically 1 oz. each)

add 2 oz. (57g) for reference supply

add 2 oz. (57g) for wedgelocks

A/D (Module C1)

Resolution:

Input format:

Input scaling:

Over-voltage.

Open Input sense:

Input Impedance:

Accuracy:

Linearity error:

Sampling rate:

Band Width:

Group delay:

Programmable filter:

Ten (10) A/D (1.25 VDC to 10.0 VDC FS) Uni or bipolar

16 bit A/D converters. One per channel

Differential (may be used as single ended by grounding one input)

Ten (10) bipolar or unipolar channels. Programmable, per channel, as F.S. inputs of: 10.00, 5.00, 2.50, or 1.25 volts where range is $\pm$ FS or 0 to FS VDC. The ability to set lower voltages for Full Scale, assures the utilization of the full resolution.

No damage up to $\pm$ 12 V continuous; $\pm$ 30 V momentary

This module will sense and report unconnected Inputs

1 M Ω min.

0.05 % FS over temperature. (no missing codes to 16 bits)

$\pm$ 1.25 LSB's max. over temperature

50 KHz per channel

20 KHz

770 microseconds (time for data sample to propagate to data register)

Each channel incorporates a fixed second order anti-aliasing filter and a post filter that has a digitally adjustable break point (programmable from 10 Hz to 10 KHz in 10 Hz steps).

Common mode rejection: 70 dB min. at 60 Hz. Roll off to 50 dB min. at 10 KHz

Common mode voltage: Signal voltage plus Common mode equals 10.5 volts

Output Logic: Bipolar output in two's complement. 7FFF is max. positive, 8000 is max. negative.

Unipolar output range from 0 to FFFF full scale

ESD protection: Designed to meet the testing requirements of IEC 801-2 Level 2. (4KV transient with a peak current of 7.5A and a time constant of approximately 60 ns.

Power: $\pm$ 12 VDC at 25ma typical, 50 ma max As of 4/5/05, no $\pm$ 12 VDC requirement.

+5 VDC at 320 ma typical, 500 ma max. As of 4/5/05, 500ma typical, 750ma max.

Weight: 1 oz. (28g)

A/D (Module C2)

Resolution:	16 bit A/D converters. One per channel
Input format:	Differential (may be used as single ended by grounding one input)
Input scaling:	Ten (10) bipolar or unipolar channels. Programmable, per channel, as full scale inputs of: 40.00, 20.00, 10.00, or 5.00 volts where range is $\pm$ FS or 0 to FS VDC. The ability to set lower voltages for Full Scale Input, assures the utilization of the full resolution. This module will not sense open Inputs
Over-voltage protected:	$\pm$ 100 Volts
Input Impedance:	500 k Ω min. (Differential)
Accuracy:	0.1 % FS over temperature. (no missing codes to 16 bits)
Linearity error:	$\pm$ 1.25 LSB's max. over temperature
Sampling rate:	50 KHz per channel
Bandwidth:	20 KHz per channel
Group delay:	770 microseconds (Time for data sample to propagate to data register)
Programmable filter:	Each channel incorporates a fixed second order anti-aliasing filter and a post filter that has a digitally adjustable break point (programmable from 10 Hz to 10 KHz in 10 Hz steps).
Common mode rejection:	70 dB min. at 60 Hz. Roll off to 50 dB min. at 10 KHz
Output Logic:	Bipolar output in two's complement. 7FFF is max. positive, 8000 is max. negative. Unipolar output range from 0 to FFFF full scale
ESD protection:	Designed to meet the testing requirements of IEC 801-2 Level 2. (4KV transient with a peak current of 7.5A and a time constant of approximately 60 ns
Power:	$\pm$ 12 VDC at 25ma typical, 50 ma max As of 4/5/05, no $\pm$ 12 VDC requirement. +5 VDC at 320 ma typical, 500 ma max. As of 4/5/05, 500ma typical, 750ma max.
Weight:	1 oz. (28g)

A/D (Module C3)

Resolution:	16 bit A/D converters. One per channel
Input format:	Differential (may be used as single ended by grounding one input, 0-25ma)
Input scaling:	Ten (10) unipolar channels, 0-25ma full scale. This module will not sense open Inputs
Input voltage:	Not to exceed $\pm$ 3 volts.
Input Impedance:	100 Ω min.
Accuracy:	0.1 % FS over temperature. (no missing codes to 16 bits)
Linearity error:	$\pm$ 8 LSB's max. over temperature
Sampling rate:	50 KHz per channel
Bandwidth:	20 KHz per channel
Group delay:	770 microseconds (Time for data sample to propagate to data register)
Programmable filter:	Each channel incorporates a fixed second order anti-aliasing filter and a post filter that has a digitally adjustable break point (programmable from 10 Hz to 10 KHz in 10 Hz steps).
Common mode rejection:	70 dB min. at 60 Hz. Roll off to 50 dB min. at 10 KHz
Common mode voltage:	Signal voltage plus Common mode equals 80 volts
Output Logic:	Unipolar output range from 0 to FFFF full scale
ESD protection:	Designed to meet the testing requirements of IEC 801-2 Level 2. (4KV transient with a peak current of 7.5A and a time constant of approximately 60 ns
Power:	$\pm$ 12 VDC at 25ma typical, 50 ma max As of 4/5/05, no $\pm$ 12 VDC requirement. +5 VDC at 320 ma typical, 500 ma max. As of 4/5/05, 500ma typical, 750ma max.
Weight:	1 oz. (28g)

A/D (Module C4)

Resolution:	16 bit A/D converters. One per channel
Input format:	Differential (may be used as single ended by grounding one input)
Input scaling:	Ten (10) bipolar or unipolar channels. Programmable, per channel, as full scale inputs of: 50.00, 25.00, 12.50, or 6.25 volts where range is $\pm$ FS or 0 to FS VDC. The ability to set lower voltages for Full Scale Input, assures the utilization of the full resolution. This module will not sense open inputs
Over-voltage protected:	$\pm$ 100 Volts
Input Impedance:	500 k Ω min. (Differential)
Accuracy:	0.1 % FS over temperature. (no missing codes to 16 bits)
Linearity error:	$\pm$ 1.25 LSB's max. over temperature
Sampling rate:	50 KHz per channel
Bandwidth:	20 KHz per channel
Group delay:	770 microseconds (Time for data sample to propagate to data register)
Programmable filter:	Each channel incorporates a fixed second order anti-aliasing filter and a post filter that has a digitally adjustable break point (programmable from 10 Hz to 10 KHz in 10 Hz steps).
Common mode rejection:	70 dB min. at 60 Hz. Roll off to 50 dB min. at 10 KHz
Common mode voltage:	Signal voltage plus Common mode equals 80 volts
Output Logic:	Bipolar output in two's complement. 7FFF is max. positive, 8000 is max. negative. Unipolar output range from 0 to FFFF full scale
ESD protection:	Designed to meet the testing requirements of IEC 801-2 Level 2. (4KV transient with a peak current of 7.5A and a time constant of approximately 60 ns)
Power:	$\pm$ 12 VDC at 25ma typical, 50 ma max As of 4/5/05, no $\pm$ 12 VDC requirement. +5 VDC at 320 ma typical, 500 ma max. As of 4/5/05, 500ma typical, 750ma max.
Weight:	1 oz. (28g)

I/O (Module D1)

Sixteen (16) TTL, Programmable for Input or Output

TTL Input

Input levels:	TTL and CMOS compatible, single ended inputs Each channel incorporates a 100 K Ω pull-down resistor
	V _{in L} : 0.8 V = "0"
	V _{in H} : 2.0 V = "1"
	V _{in max.} : 5.0 V
	I _{IN} = $\pm$ 50 μ A
Read Delay:	1.02 μ seconds
De-bounce:	Programmable per bit from 0 to 255 microseconds. LSB= 1 microsecond.

TTL Output

Output levels:	TTL/CMOS, single ended outputs
Drive Capability:	V _{out L} : +0.5 V max. sink 32 mA max. V _{out H} : 3.8 V min. source -32 mA max.
Output current:	Channel will withstand a current of 50ma for 4 microseconds and will then be turned off.
Rise/Fall time:	10 ns into a 50pf load
Write Delay:	1.02 μ seconds
Power:	+5 VDC System Logic Supply, at 40mA per module
Weight:	1 oz. (28g)

I/O (Module D2)**Eleven (11) Differential Multi-Mode Transceivers**

Mode of Operation: 422 (Differential) 485 (Differential)

Input

Receiver Input Levels: -10V to +10V -7V to +12V

Receiver Input Resistance: 120Ω >12kΩ

Receiver Input Sensitivity: ±200mV ±200mV

(Each channel incorporates a 120 Ω termination resistor that can be programmed on a channel by channel basis)

Read Delay: 1.02 μseconds

Filtering 1-128, μseconds programmable

Output

Driver Output Voltage: -0.25V to +6V max. -0.25V to +6V max.

Driver Output Signal Level ±2V ±1.5V
(Loaded minimum)

Driver Output Signal Level ±6V ±6V
(Unloaded maximum)

Driver Load Impedance: 100Ω 54Ω

Max. Driver Current in Hi Z State (Power ON): N/A ±100μA

Max. Driver Current in Hi Z State (Power OFF): ±100μA ±100μA

Write Delay: 1.02 μseconds

Protection: Short circuit protected, Thermal shutdown, Built-in current limiting

Rise/Fall time: 31 ns into a 50pf load

Power (Per 11 channel module): +5VDC at 1Watt quiescent, 1.8Watts fully loaded (54Ω load per channel)

Weight: 1 oz. (28g)

Signal (Module E1)**Four (4) Programmable Frequency Generators**

Output Signal: Sine, Triangular, or Square Wave, one per channel

Output Frequency: 10 – 130kHz with 1Hz resolution

Output Voltage: 0 – 10Volts peak (7.07Vrms), Programmable, per channel

Accuracy ± 6% FS volts, for frequencies <100Hz

± 1% FS volts, 100Hz – 20kHz

± 6% FS volts, for frequencies >20kHz

Load: 600 ohms min.

Regulation: 7% max. No load to full load.

Phase: 0 – 359.912 ±1% with 0.088° resolution, relative to channel 1. Default is 0.

Power: +5 VDC at 0.6A per module

Weight: 1 oz. (28g)

D/A (Module F1)

Output range:

Resolution:

Accuracy:

Offset:

Non-linearity:

Gain error:

Output format:

Settling time:

Load:

Output impedance:

Update rate:

ESD protection:

Power:

Weight:

Ten (10) D/A Outputs ± 10 VDC, VME ISOLATED ± 10 VDC or 0 to 10 VDC, programmable. For other ranges contact customer service.

Output is set to 0 at reset or Power-on

16 bits/channel for either output range

0.05% FS

<1 mV over temperature

0.01% FS over temperature

0.02% over temperature

Optically isolated in groups of ten (250 V to VME power)

10 μ s max

20 ma/channel max.(Source or Sink). Can drive a capacitive load of 0.1 mfd. Short circuit protected. When current exceeds 20 ma for any channel, for >50ms, that channel is set to zero and a flag is set. Card is programmable to allow all channels to be reset by either an automatic retry or by a control port command.

<1 Ω

20 microseconds per channel

Designed to meet the testing requirements of IEC 801-2 Level 2. (4KV transient with a peak current of 7.5A and a time constant of approximately 60 ns

 ± 12 VDC at 145 ma typical; 192 ma max.

+5 VDC at 91 ma typical; 150 ma max

1 oz. (28g)

D/A (Module F3)

Output range:

Resolution:

Accuracy:

Offset:

Non-linearity:

Gain error:

Output format:

Settling time:

Load:

Output impedance:

Update rate:

ESD protection:

Power:

Weight:

Ten (10) D/A Outputs ± 5 VDC, VME ISOLATED ± 5 VDC or 0 to 5 VDC, programmable. For other ranges contact customer service.

Output is set to 0 at reset or Power-on

16 bits/channel for either output range

0.05% FS

<1 mV over temperature

0.01% FS over temperature

0.02% over temperature

Optically isolated in groups of ten (250 V to VME power)

10 μ s max

20 ma/channel max.(Source or Sink). Can drive a capacitive load of 0.1 mfd. Short circuit protected. When current exceeds 20 ma for any channel, for >50ms, that channel is set to zero and a flag is set. Card is programmable to allow all channels to be reset by either an automatic retry or by a control port command.

<1 Ω

20 microseconds per channel

Designed to meet the testing requirements of IEC 801-2 Level 2. (4KV transient with a peak current of 7.5A and a time constant of approximately 60 ns

 ± 12 VDC at 145 ma typical; 192 ma max.

+5 VDC at 91 ma typical; 150 ma max

1 oz. (28g)

RTD (Module G1)

Resolution:

RTD Interface:

Open Input sense:

Excitation:

Accuracy:

Grounds:

Update rate:

Output Format:

ESD protection:

Power:

Weight:

Six (6) four-wire Platinum RTD

16 bits

Interfaces with 100Ω and 500Ω RTDs, or any RTD whose operating resistance is up to 2000Ω under the required operating conditions.

This module will sense unconnected Inputs. Only one open wire out of four will set flag

1 milliamp/channel

0.8Ω for 2kΩ range, over temperature and with a 3.75 Hz bandwidth

0.27Ω for 655Ω range, over temperature and with a 3.75 Hz bandwidth

Each input has a separate return, but all are common and connected to VME ground.

Each channel is updated seven times per second

Resistance

Designed to meet the testing requirements of IEC 801-2 Level 2. (4KV transient with a peak current of 7.5A and a time constant of approximately 60 ns.

+ 12 VDC at 25 ma typical 50 ma max.

+5 VDC at 320 ma typical, 500 ma max

1 oz.

D/A (Module J3):

Output range:

Resolution:

Accuracy:

Offset:

Output format:

Settling time:

Load:

Output impedance:

Update rate:

ESD protection:

Power:

Weight:

Ten (10) D/A Outputs ±1.25 VDC, VME ISOLATED

±1.25 VDC or 0 to +1.25 VDC, programmable. For other ranges contact factory

Output is set to 0 at reset or Power-on

16 bits/channel for either output range

0.05% FS

<1 mV over temperature

Optically isolated in groups of ten (250 V to VME power)

350 μs max.

20 ma/channel max.(Source or Sink). Can drive a capacitive load of 0.1 mfd. 5 KΩ min.

Short circuit protected. When current exceeds 20 ma for any channel, for >50ms, that channel is set to zero and a flag is set. Card is programmable to allow all channels to be reset by either an automatic retry or by a control port command.

<1 Ω

20 microseconds/channel

Designed to meet the testing requirements of IEC 801-2 Level 2. (4KV transient with a peak current of 7.5A and a time constant of approximately 60 ns.

±12 VDC at 145 ma typical; 192 ma max.

+5 VDC at 91 ma typical; 150 ma max.

1 oz. (28g)

D/A (Module J5)

Output range:

Resolution:

Accuracy:

Offset:

Output format:

Settling time:

Load:

Output impedance:

Update rate:

ESD protection:

Power:

Weight:

Ten (10) D/A Outputs ±2.5 VDC, VME ISOLATED

±2.5 VDC or 0 to +2.5 VDC, programmable. For other ranges contact factory

Output is set to 0 at reset or Power-on

16 bits/channel for either output range

0.05% FS

<1 mV over temperature

Optically isolated in groups of ten (250 V to VME power)

350 μs max

20 ma/channel max.(Source or Sink). Can drive a capacitive load of 0.1 mfd. 5 KΩ min.

Short circuit protected. When current exceeds 20 ma for any channel, for >50ms, that channel is set to zero and a flag is set. Card is programmable to allow all channels to be reset by either an automatic retry or by a control port command.

<1 Ω

20 microseconds per channel

Designed to meet the testing requirements of IEC 801-2 Level 2. (4KV transient with a peak current of 7.5A and a time constant of approximately 60 ns

±12 VDC at 145 ma typical; 192 ma max.

+5 VDC at 91 ma typical; 150 ma max

1 oz. (28g)

D/A (Module J7)

Output range:

Returns:

Resolution:

Accuracy:

Settling time:

Load:

Output impedance:

Update rate:

Output control:

Power:

Weight:

Four (4) D/A Outputs ± 20 to ± 80 VDC, VME ISOLATED ± 20 to ± 80 VDC. Output is set to 0 at reset or Power-on,Programmable in pairs, from ± 20 V to ± 80 V.

Each D/A return has separate pins that are common within each module. These returns are isolated from VME ground

12 bits/channel

0.15% FS

10 μ s

10 ma/channel max.(Source or Sink) up to 80VDC. Short circuit protected.

<1 Ω 20 μ s per channel

via software Enable/Disable of DC/DC converter.

+5 VDC, 250ma max per module

1 oz. (28g)

I/O (Module K1)**Sixteen (16) Discrete, NON-ISOLATED, Programmable for Input or Output**
*Superseded by Module K2***Discrete Input**

Input Range:

Input Pulse Detection:

Input Impedance:

Switching Threshold:

Accuracy of Set Point:

ON/OFF Differential

Voltage/Contact Sensing:

De-bounce:

Update Rate:

Over-Voltage Protection:

0 to +50 VDC

A signal pulse width 40 μ s or greater will be sense and indicated by the appropriate Hi-Lo or Lo-Hi Transition Interrupt100 K Ω Four levels are programmable from 0 to 40 VDC with 10-bit resolution (0.98% FS)
On, Off. Short to +V, Short to ground.

The greater of 5% signal value or 0.25 volts

0.25 V minimum recommended

Software selectable per bit.

Programmable per bit from 0 to 0.655 seconds. LSB = 20 microseconds.

Each channel is updated every 20 microseconds

to 50 VDC

Discrete Output

Output Range:

Output Current:

Output Load:

Output Format:

Write Delay:

Update Rate:

Over-Voltage Protection:

Power (Per 16 channel module):

Weight:

+5 VDC to +50 VDC Output logic is defined by the provided Vcc voltage to that channel bank. There are four channels per bank

0.5 A max. Short circuit protected. **Total current per module not to exceed 2 A.**Channel will withstand a current of 0.75A for 80 μ s and will then be turned off.

For relay applications, use clamping diodes across the output stage

Low-side switched, high-side switched or push-pull. Programmable per bit

20 μ s

Each channel is updated every 20 microseconds

to 50 VDC

+5VDC at 0.073 typical, 0.103 max.

For contact sensing add +Vcc: $1.24 \times I_{set+} (V_{cc} \times 16)/38000$

1 oz. (28g)

I/O (Module K2)

Sixteen (16) Discrete, ISOLATED, Programmable for Input or Output

(K6 module is recommended for new designs)

Discrete Input

Input Range:	0 to +40 VDC. Note: User provided Vcc must be greater than or equal to any input signal or current limited to 10ma.
Input Pulse Detection:	A signal pulse width 40µs or greater will be sense and indicated by the appropriate Hi–Lo or Lo-Hi Transition Interrupt
Input Impedance:	40kΩ
Switching Threshold:	Four levels are programmable from 0 to 40 VDC with 10-bit resolution (0.98% FS) On, Off, Short to +V, Short to ground.
Accuracy of Set Point:	The greater of 5% signal value or 0.25 volts
ON/OFF Differential	0.25 V minimum recommended
Voltage/Contact Sensing:	Software selectable per bit.
De-bounce:	Programmable per bit from 0 to 0.655 seconds. LSB= 20 microseconds.
Update Rate:	Each channel is updated every 20 microseconds
Over-Voltage Protection:	to 40 VDC

Discrete Output

Output Range:	+0 VDC to +40 VDC output logic as defined by user provided Vcc input voltage (≥ 8 volts) to that channel bank. There are four channels per bank. For +5V applications use module D1.
Output Current:	0.5 A max. Short circuit protected. Total current per module not to exceed 2 A. Channel will withstand a current of 0.75A for 80µs and will then be turned off.
Output Load:	Directly drive inductive loads (relays); Reverse current protection diode is incorporated.
Output Format:	Low-side switched, high-side switched or push-pull. Programmable per bit
Write Delay:	20 µs
Update Rate:	Each channel is updated every 20 microseconds
Over-Voltage Protection:	to 40 VDC
Thermal protection	is provided
Power (Per 16 channel module):	+5VDC at 0.073 A typical, 0.103 A max. For contact sensing add +Vcc: $1.24 \times I_{set+} (V_{cc} \times 16)/38000$
Weight:	1 oz. (28g)

Signal Power

Vcc	4 Vcc input pins per module, each powers an individual 4 channel bank. Vcc ≥ 8 volts. For +5V applications use module D1 or K6. When configured for input, Vcc ≥ Input signal voltage level.
Ground	4 Ground inputs pins per module. All Grounds inputs are common, but isolated from VME ground.

Isolation

Vcc-to-VME Ground	500 volts
Module-to-VME Power	500 volts
I/O Signal	500 volts, Digital I/O is opto-isolated from VME bus

I/O (Module K4)

Same as Module K2: **Sixteen (16) Discrete, NON-ISOLATED, Programmable for Input or Output**

Except is NON-ISOLATED (where all grounds are tied to VME ground)

Discrete (Module K6)

Sixteen (16) Discrete Programmable I/O Channels; ISOLATED, 0 to 80 volt (Isolated from VME ground), Programmable for Input or Output. Redundant safe.

INPUT CHARACTERISTICS:

Input range:	0 to +80 VDC for level sensing. For contact sensing, Vcc per channel bank, must be between 3 VDC min. and 80 VDC max. There are 4 channels per bank.
Voltage/Contact Sensing:	Software selectable per bit. Input is self-contained and requires no Vcc. However, if Input is used as a current source to detect switch closures, Vcc will be required.
Input Pulse Detection:	A pulse, of 5µs min. width, will be sensed and indicated by the appropriate Hi-Lo or Lo-Hi Transition Interrupt
Input Impedance:	105kΩ (with or without power applied to module)
Switching Threshold:	Four levels are programmable from 0 to 80 VDC with 10-bit resolution (0.98% FS) On, Off. Short to +V, Short to ground.
Accuracy of Set Point:	The greater of 5% signal value or 0.25 volts
ON/OFF Differential	0.25 V minimum recommended
De-bounce:	Programmable per bit from 0 to 0.655 seconds. LSB= 20 microseconds).
Update Rate:	Each channel is updated every 20 microseconds
Over-Voltage Protection:	100 VDC max.
Ground:	Four Ground pins per module (one for each group of 4 channels). All Grounds are common, but are isolated from VME ground.
Protective circuits:	New protective circuits are incorporated that avoid damage should an Input Signal be applied when Vcc is missing.

OUTPUT CHARACTERISTICS:

Output Range:	0 to +80 VDC Output logic is defined by the user provided Vcc voltage to that channel bank. There are four banks with four channels per bank. Four Ground pins per module (one for each group of 4 channels). All Grounds are common, but are isolated from VME ground.
Output Current:	0.5 A max. per channel Short circuit protected. Total current per module not to exceed 2 A.
Output Load:	Channel will withstand a current of 0.75A for 20ms and will then be turned off. Directly drive inductive loads (relays); Reverse current protection diode is incorporated.
Output impedance:	0.12 ohms
Output Format:	Low-side switched, high-side switched or push-pull. Programmable per bit
Write Delay:	20 µs
Update Rate:	Each channel is updated every 20 microseconds
Over-Voltage Protection:	100 VDC max.
Thermal protection	Provided
Isolation:	Vcc-to-VME Ground: 500 volts Module-to-VME Power: 500 volts I/O Signal: 500 volts, Digital I/O is opto-isolated from VME bus

Redundant applications: **Two outputs can be connected in parallel (only one output set on). The output that is turned off will not pull down the signal of the active output.**

Isolation:	Vcc-to-VME Ground: 500 volts Module-to-VME Power: 500 volts I/O Signal: 500 volts, Digital I/O is opto-isolated from VME bus
Power:	+5VDC at 100 mA. For contact sensing add (Vcc x Iset) x4 per bank of 4
Weight:	0.55 oz. (25gms)
Ground	4 Ground pins per module. All Grounds are common, but isolated from VME ground.

R/D (Module R2)

Same as Module S1
 Input format:
 Input voltage:
 Reference Input:
 Bandwidth:
 Frequency Input:

Four (4) 400Hz Resolver Measurement

Except:
 Resolver
 Resolver: 11.8V_{L-L}, Transformer isolated
 11.8 Vrms, Transformer isolated.
 40Hz
 400Hz

R/D (Module R3)

Same as Module S1
 Input format:
 Input voltage:
 Reference Input:
 Bandwidth:
 Frequency Input:

Four (4) 400Hz Resolver Measurement

Except:
 Resolver
 Resolver: 2-28V_{L-L}, Transformer isolated
 2-28 Vrms, Transformer isolated.
 40Hz
 400Hz

R/D (Module R4)

Same as Module S1
 Input format:
 Input voltage:
 Reference Input:
 Bandwidth:
 Frequency Input:

Four (4) 1200Hz Resolver Measurement

Except:
 Resolver
 Resolver: 11.8V_{L-L}, Transformer isolated
 26 Vrms, Transformer isolated.
 100Hz
 1200Hz

S/D (Module S1)

Resolution:
 Accuracy:

 VME Data transfer:
 Tracking Rate:
 Bandwidth:
 Input format:
 Input voltage:
 Input Impedance:
 Reference Input:
 Reference Zin
 Frequency Input:
 Angle change alert:

Four (4) 400Hz Synchro Measurement

16 bits (up to 24 bits for two-speed configuration)
 ± 1 arc-minute for single speed inputs
 ± 1 arc-minute divided by the gear ratio for two-speed inputs
 Data transfers within 200 ns.
 150 RPS (Referred to the Fine input for two-speed configuration)
 40 Hz
 Synchro
 Synchro: 90V_{L-L}, Transformer isolated
 60 k Ω min. at 26V_{L-L}; 260 k Ω min. at 90V_{L-L}
 115 Vrms, Transformer isolated.
 100 k Ω min.
 400Hz ± 40 Hz
 Each channel can be set to a different angle differential. When that differential is exceeded, an interrupt (if enabled) is triggered. Default: "Ch. Disabled".
 MSB=180°; Min. differential is 0.05°. Max differential that can be programmed is 179.9°.

Phase shift: The synthetic reference circuit automatically compensates for phase shifts between the transducer excitation and output up to $\pm 60^\circ$.
 Velocity, Digital: 16-bit resolution; Linearity: 0.1%. Scalable to 0.1°/sec resolution.
 Wrap around Self Test: The three different powerful test methods are detailed in the Description section and further described in the Programming Instructions.
 Power: + 5 VDC: 11mW at 26V_{L-L}; 31mW at 90V_{L-L}
 Weight: 1 oz. (28g)

Reference Supply

Voltage:
 Accuracy:
 Frequency:
 Regulation:
 Output power:

Include as Required

2.0-28Vrms programmable, resolution 0.1Vrms, or 115Vrms Fixed.
 $\pm 2\%$
 360Hz to 10kHz $\pm 1\%$ with 1Hz resolution.
 10% max. No load to full load.
 5VA max. @ 40° min. inductive;
 190mA RMS @ 2-26VAC or 45mA RMS @ 115VAC
 Note: Power is reduced linearly as the Reference Voltage.

Power Dissipation: 1A @ 5VA Load (3A peak)
Weight: 2 oz. (28g)

S/D (Module S2)

Same as Module S1

Tracking Rate:

Bandwidth:

Frequency Input:

Four (4) 60-400Hz Synchro Measurement

Except:

13.5 RPS for 60-400Hz (Referred to the Fine input for two-speed configuration)

10 Hz

47-400Hz

SOFTWARE SUPPORT

The VxWorks Software Support Kit (SSK) is supplied with all VME platform based board level products. This platform's SSK contents include html format help documentation which defines board specific library functions and their respective parameter requirements. A board specific library and its source code is provided (module level c and header files) to facilitate function implementation independent of user operating system (O/S). Portability files are provided to identify Board Support Package (BSP) dependent functions and help port code to other common VME BSPs. With the use of the provided help documentation, these libraries are easily ported to any 32-bit O/S such as PSOS or Linux.

The latest version of a board specific SSK can be downloaded from our website www.naii.com. Select the software *downloads* section. A Quick-Start Software Manual is also available for download where the SSK contents are detailed, Quick-Start Instructions provided and GUI applications are described therein.

ADDRESS CONFIGURATION

The VME bus interface will respond to A32:D16, A24:D16 and A16:D16 DTB cycles.


A32 mode: Unit responds to address modifiers 0A, 0D, 0E and 09. Base address can be set anywhere in the 4 Gigabyte address space on 256 byte boundaries.

A24 mode: Responds to address modifiers 3A, 3D, 3E and 39. Base address can be set anywhere in the 16 Megabyte address space on 256 byte boundaries.

A16 mode: Responds to address modifiers 2A, 2D, 2E and 29. Base address can be set anywhere in the 64 K byte address space on 256 byte boundaries.

Geographical Addressing

Enable Geographical Addressing by removing jumper from JP2. Disable Geographical Addressing by adding jumper to JP2. See card layout pictorial below. Address switches A8, A9 & A10 are ignored. Card requires 2048 byte boundaries. For detail examples, see 64xxx_VME_Board_Addressing document on our website <http://www.naii.com>.



This card will respond to address modifier 2Fh for A24 Address mode, where the 5 Msb's of the A24 address are the 5 bits defined by the slot in VME back plane. The Card can optionally be interrogated at 2Fh to determine resource requirements and available functionality. Using the address modifier 2Fh, the following need to be written to the card:

- 2) the base address the card should to respond to
- 2) the address modifier (A16, A24, A32)
- 3) then enable the card.

For example : If the card is in slot # 10 the 5 Msb's are 01010 so the address of the CSR registers are : 0101 0 111 1111 1111 xxxx xxxx or 57FFxx h (xx is CSR register offset)

Write to address 57FF63 h, the A31 – A24 base address bits , for example 01h

Write to address 57FF67 h, the A23 – A16 base address bits, for example 02h

Write to address 57FF6B h, the A15 – A8 base address bits, for example 04h

Write to address 57FF6F h, the address modifier you wish to respond to shifted up 2 bits , for example 28h(0A<< 2)

Then Write to address 57FFFBh , 10h to enable the card.

The card will now respond to the base address (010204 in the example) and address modifier (0A in example) programmed. The base address and address modifier can be changed at any time.

PRODUCT CONFIGURATION AND MEMORY MAP


This design provides multiple functions on a single VME card. When ordering, the customer selects an assortment of up to 6 modules to populate this 6-slot "mother board." The memory map follows the order of modules specified in the part number.

To address the register of any module, use the *Base* address to the entire card, add the *Module Offset* depending upon its slot (000, 100, 200,...or 500), and then add the *Register Offset* of interest (see module memory map.) The memory map of each selected module counts from, or is superimposed over its respective module offset. Thus, **Address = Base + Module Offset + Register Offset.**

For example, if a Digital I/O module were selected to populate module 1 and a Discrete I/O module were selected to populate module 4:

Address = Base + Module 1 Offset 010 + Digital I/O register 000 = Base + 010 hex

Address = Base + Module 4 Offset 300 + Discrete I/O register 022 = Base + 322 hex.



MEMORY MAP

000	Module 1 Register...	200	Module 3 Register...	400	Module 5 Register...
002		202		402	
004		204		404	
006		206		406	
008	Module 1	208	Module 3	408	Module 5
.	Offset 000	.	Offset 200	.	Offset 400
.		.		.	
0FC		2FC		4FC	
0FE		2FE		4FE	


100	Module 2 Register...	300	Module 4 Register...	500	Module 6 Register...
102		302		502	
104		304		504	
106		306		506	
108	Module 2	308	Module 4	508	Module 6
.	Offset 100	.	Offset 300	.	Offset 500
.		.		.	
1FC		3FC		5FC	
1FE		3FE		5FE	

ANY ADDRESS NOT SPECIFIED WITHIN 2048 BYTE BLOCK (UP TO 7FFH) IS RESERVED.

The memory map of each module type is described hereafter:

A/D (MODULE C)

A/D channels use individual A/D converters with a high (50 kHz) sampling rate per channel. The input range and gain is field programmable for each channel. Each of these differential channels includes a second order anti-aliasing filter and a post filter that has a digitally programmable break point that enables user to field adjust the filtering for each channel. All A/D channels are self-calibrating because each channel, on a rotating basis, is automatically calibrated to eliminate offset and gain errors. The ability to set lower voltages for Full Scale Input, assures the utilization of the full resolution (does not apply to Current Measurement Module C3 which is fixed unipolar, 0-25mA FS). Open inputs cannot be sensed because scaling input resistor networks are used. All inputs are double buffered for immediate availability. The "Latch" feature permits the user to read all A/D channels at the same time.



The (D2) test initiates **automatic** background BIT testing, where each channel is checked to a test accuracy of 0.2% FS. Any failure triggers an Interrupt (if enabled) with the results available in BIT status register. The testing is totally transparent to the user, requires no external programming, has no effect on the operation of this card and can be enabled or disabled via the bus.

In addition, all channels are monitored for open input (except for Current Measurement Module C3 applications).

The (D3) test starts an initiated BIT test that disconnects all A/D's from the I/O and then connects them across an internal stimulus. Each channel will be checked to a test accuracy of 0.2% FS and monitored for open inputs. Test cycle is completed within 45 seconds and results can be read from the Status registers when D3 changes from "1" to "0". The test can be stopped at any time and requires no user programming and can be enabled or disabled via the bus.

A (D0) test is used to check the card and VME interface. Write "1" to D0 of *Test enable* register to disconnect all A/D channels from the I/O and connects them across an internal D/A. Test parameters are controlled by the user and are entered in the *D0 Test Voltage* and *D0 Test Range* registers. The outputs from the A/D channels are monitored by an internal D/A for proper conversion. External reference voltage is not required

A/D Open Circuit monitoring is disabled during D3 testing.

MODULE MEMORY MAP

000	Data 1	R	014	Range & Polarity ¹ 1	R/W	028	Filter Break Freq. 1	R/W	0C0	Module Design Version ²	R
002	Data 2	R	016	Range & Polarity 2	R/W	02A	Filter Break Freq. 2	R/W	0C2	Module Design Revision ²	R
004	Data 3	R	018	Range & Polarity 3	R/W	02C	Filter Break Freq. 3	R/W	0C4	Module DSP ²	R
006	Data 4	R	01A	Range & Polarity 4	R/W	02E	Filter Break Freq. 4	R/W	0C6	Module FPGA ¹²	R
008	Data 5	R	01C	Range & Polarity 5	R/W	030	Filter Break Freq. 5	R/W	0C8	Module FPGA 2 ²	R
00A	Data 6	R	01E	Range & Polarity 6	R/W	032	Filter Break Freq. 6	R/W	0CE	Module ID	R
00C	Data 7	R	020	Range & Polarity 7	R/W	034	Filter Break Freq. 7	R/W	0D0	BIT Status Ch.1-10	R
00E	Data 8	R	022	Range & Polarity 8	R/W	036	Filter Break Freq. 8	R/W	0D2	Open Status ³ Ch.1-10	R
010	Data 9	R	024	Range & Polarity 9	R/W	038	Filter Break Freq. 9	R/W	0E8	BIT Stat Interrupt Enable Ch.1-10	R/W
012	Data 10	R	026	Range & Polarity 10	R/W	03A	Filter Break Freq. 10	R/W	0EA	Open Stat INTR Enable Ch.1-10	R/W

Note: 1. Range & Polarity Register is simply called Range Register in software driver/library.

Range & Polarity does not apply to Current Measurement Module C3

2. As of July 2005.

3. Open Status does NOT apply to High Voltage (20V to 80V), or Current Measurement modules.

Data Read

Two's complement format for bipolar mode; 7FFFh=+FS, 8,000h=-FS. For unipolar mode, range is from 0h to FFFFh = FS.

Format input for range and polarity. Range is dependent upon Module. Encode range using data bits D0 through D3. Program polarity using data bit D4. Enter per table. Does not apply to Current Measurement Module (C3 is fixed unipolar, 0-25mA FS).

Read/Write: R

Initialized Value: N/A

Read register as 16-bit binary word to determine Module DSP revision. For example, 0x000B is revision 12.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
MODULE DSP	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT

Module FPGA

Type: binary word

Range: 1 to 65535

Read/Write: R

Initialized Value: N/A

Read register as 16-bit binary word to determine Module FPGA revision. For example, 0x000B is revision 12.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
MODULE FPGA	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT

Module ID

Type: ASCII character (in each upper and lower byte)

Range: N/A

Read/Write: R

Initialized Value: 4331h

Read register to determine Module ID in ASCII. For example, find ASCII "C" in upper byte and ASCII "1" in lower byte, for Module "C1," together 4331h.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
MODULE ID	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT
ASCII "C"								ASCII "1"									

BIT Status

Check the corresponding bit for a channel's BIT Status. A "0" = Normal; "1" = Non-compliant A/D conversion (outside 0.2% FS accuracy spec). Reading any status bit will unlatch the entire register. BIT Status is part of background testing and the status register may be checked or polled at any given time.

	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
BIT Status	X	X	X	X	X	X	Ch.10	Ch.9	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1

Open Status

Check for an open or disconnect to the A/D input. Status of each channel is indicated at its corresponding bit. A "0" = Normal and "1" = Open. An open or disconnect to the input of an A/D channel is detected within 10 seconds and will latch the corresponding bit in the *Open Status* register. Reading any status bit will unlatch the entire register. Open Status is part of background testing and the status register may be checked or polled at any given time. NOTE: Does not apply to Current Measurement Module C3.

Pin Number: Does not apply to current revision of this device																
	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Open Status	X	X	X	X	X	X	Ch. 10	Ch.9	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1

BIT Status Interrupt Enable

Set the bit to enable interrupts for the corresponding channel. When enabled, a non-compliant channel will trigger an interrupt. Default is 00h to disable all channels.

	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
BIT Status Interrupt Enable	X	X	X	X	X	X	Ch.10	Ch.9	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1


Open Status Interrupt Enable

Set the bit to enable interrupts for the corresponding channel monitored for Open Status. Open Status does NOT apply to high voltage (20V to 80V) or current measurement modules.

	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Open Status Interrupt Enable	X	X	X	X	X	X	Ch.10	Ch.9	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1

I/O DIGITAL TTL, (MODULE D1)

Digital (TTL) I/O channels (in banks of 16) are programmable for either Input or Output and include extensive diagnostics. Interrupt can be selected, for each channel, to indicate transition on rising edge, transition on falling edge, or both. De-bounce circuits for each channel offer a selectable time delay to eliminate false signals resulting from contact bounce commonly experienced with mechanical relays and switches. Each TTL channel has an internal 110K Ω pull-down resistor. All inputs are continually scanned and the data is double buffered for immediate availability.



The (D2) test initiates **automatic** background BIT

testing which tests and validates channel processing (data read or write logic), tests for circuit over-current conditions and provides status for threshold signal transitioning. Any failure triggers an Interrupt (if enabled) with the results available in status registers. The testing is totally transparent to the user, requires no external programming and has no effect on the operation of this card. It can be enabled or disabled via the bus.

MODULE MEMORY MAP

000	Write Output	Ch.1-16 R/W	070	Debounce time	Ch.11 R/W	0C6	Module FPGA 1¹	R
002	Read I/O	Ch.1-16 R/W	07A	Debounce time	Ch.12 R/W	0C8	Module FPGA 2¹	R
00C	Debounce time	Ch.1 R/W	084	Debounce time	Ch.13 R/W	0CE	Module ID	R
016	Debounce time	Ch.2 R/W	08E	Debounce time	Ch.14 R/W	0D0	Status Fault	Ch.01-16 R
020	Debounce time	Ch.3 R/W	098	Debounce time	Ch.15 R/W	0D4	Status Over-Current	Ch.01-16 R
02A	Debounce time	Ch.4 R/W	0A2	Debounce time	Ch.16 R/W	0DC	Status Lo-Hi Transition	Ch.01-16 R
034	Debounce time	Ch.5 R/W	0A4	Input/Output Format	Ch.01-8 R/W	0DE	Status Hi-Lo Transition	Ch.01-16 R
03E	Debounce time	Ch.6 R/W	0A6	Input/Output Format	Ch.09-16 R/W	0E8	Interrupt Fault Enable	Ch.01-16 R/W
048	Debounce time	Ch.7 R/W	0BC	Reset Over-Current	Ch.1-16 R/W	0EC	Interrupt Over-Current Enable	Ch.01-16 R/W
052	Debounce time	Ch.8 R/W	0C0	Module Design Version¹	R	0F4	Interrupt Lo-Hi Transition Enable	Ch.01-16 R/W
05C	Debounce time	Ch.9 R/W	0C2	Module Design Revision¹	R	0F6	Interrupt Hi-Lo Transition Enable	Ch.01-16 R/W
066	Debounce time	Ch.10 R/W	0C4	Module DSP¹	R			

Note: 1. As of July 2005

Write Output

When a channel is configured for Output, write logic level High ("1") or Low ("0") to associated channel bit, in 16 bit binary word. Each bit corresponds to one of 16 channels.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Channel
WRITE OUTPUT	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT

Read I/O

Independent of channel configuration (Input or Output), read logic state High ("1") or Low ("0") as defined by channel threshold values. Each bit of 16-bit binary word corresponds to one of 16 channels.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Channel
READ I/O	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT

De-bounce time

Enter required de-bounce time into appropriate channel registers. Enter time in 1.28µs increments, up to 326.40 µsec. LSB= 1.28 µs. Value is 8 bits (MSBs=don't care). Once a signal level is a logic voltage level period longer than the De-bounce time (Logic High > 2.0 v, and Logic Low < 0.6 v), a logic transition is validated. Signal pulse widths less than De-bounce time are filtered or ignored. Once valid, the interrupt transition register channel flag is set and the output logic changes state. Enter a value of 0 to disable De-bounce filtering. De-bounce defaults to 00h upon reset.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
									163.84	81.92	40.96	20.48	10.24	5.12	2.56	1.28	value in mSec (LSB=1.28µS)
DE-BOUNCE TIME	X	X	X	X	X	X	X	X	D	D	D	D	D	D	D	D	D=DATA BIT

Input/Output Format

Configure channels in groups of 8. Write integer 0 for input, 3 for output. Default is configured for Input.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
INPUT/OUTPUT CH 01-08	Ch.08		Ch.07		Ch.06		Ch.05		Ch.04		Ch.03		Ch.02		Ch.01		Channel
INPUT/OUTPUT CH 09-16	Ch.16		Ch.15		Ch.14		Ch.13		Ch.12		Ch.11		Ch.10		Ch.09		Channel
INPUT/OUTPUT	D _H	D _L	D _H	D _L	D _H	D _L	D _H	D _L	D _H	D _L	D _H	D _L	D _H	D _L	D _H	D _L	D=DATA BIT
Integer	D _H	D _L															
0	0	0	Input														
3	1	1	Output														

Reset Over-Current

Write integer “1” to reset all sixteen channels (per module). Used to reset disabled channel(s) following an over-current condition. When reset process is complete, processor will write a “0” back to the *Reset Over-Current* register.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
RESET OVER-CURRENT	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	D	D=DATA BIT

Module Design Version

Type: ASCII character (in each upper and lower byte)

Range: N/A

Read/Write: R

Initialized Value: N/A

This register holds module design version in ASCII. For example, ASCII “1” in upper byte and ASCII space in lower byte for Module Design Version “1” is together 3120h.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
MODULE DESIGN VERSION	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT
	ASCII “1”								ASCII “ ”								

Module Design Revision

Type: ASCII character (in each upper and lower byte)

Range: N/A

Read/Write: R

Initialized Value: N/A

This register holds module design revision code in ASCII. For example, ASCII “B” in upper byte and ASCII space in lower byte for Module Design Revision “B” is together 4220h.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
MODULE DESIGN REVISION	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT
	ASCII “B”								ASCII “ ”								

Module DSP

Type: binary word

Range: 0 to 65535

Read/Write: R

Initialized Value: N/A

Read register as 16-bit binary word to determine Module DSP revision. For example, 0x000B is revision 12.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
MODULE DSP	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT

Module FPGA

Type: binary word

Range: 0 to 65535

Read/Write: R

Initialized Value: N/A

Read register as 16-bit binary word to determine Module FPGA revision. For example, 0x000B is revision 12.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
MODULE FPGA	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT

Module ID

Type: ASCII character (in each upper and lower byte)

Range: N/A

Read/Write: R

Initialized Value: 4431h

Read register to determine Module ID in ASCII. For example, find ASCII "D" in upper byte and ASCII "1" in lower byte for Module "D1," together 4431h.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
MODULE ID	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT
ASCII "D"								ASCII "1"									

Automatic background BIT testing

BIT is always enabled and continually checks that each channel is functional. This capability is accomplished by an additional test comparator that is incorporated into each 16 channel module. The test comparator is sequentially connected across each channel and is compared against the operational channel. Depending upon configuration, the Input data read or Output logic write of the operational channel and test comparator must agree or a fault is indicated with the results available in the associated status register. Low to High and High to Low logic transitions are indicated. Additional testing of output logic indicates Over-current condition when output logic is invalid for a period greater than 80µs.

Status indications

Fault – processing (data read or write logic) is inconsistent with redundant test circuit.

Status is indicated within 15 seconds. A fault is latched until read. (Testing takes approx. 1 second per channel)

Lo-Hi Transition – If a Lo to High transition is sensed, status is indicated (bit is set) within 40µs.

Hi-Low Transition – If a High to Low transition is sensed, status is indicated (bit is set) within 40µs.

Over-current – If over-current or overload condition is sensed, status is indicated (bit is set) within 80µs.


Output is however, immediately disabled at time of over-current condition.

When status is "indicated," or bit is "set," bit value is logic "1." Reading will reset (or unlatch) Status Register.

	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Status Fault	Ch.16	Ch.15	Ch.14	Ch.13	Ch.12	Ch.11	Ch.10	Ch.9	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1
Status Over-Current	Ch.16	Ch.15	Ch.14	Ch.13	Ch.12	Ch.11	Ch.10	Ch.9	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1
Status Lo-Hi Transition	Ch.16	Ch.15	Ch.14	Ch.13	Ch.12	Ch.11	Ch.10	Ch.9	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1
Status Hi-Lo Transition	Ch.16	Ch.15	Ch.14	Ch.13	Ch.12	Ch.11	Ch.10	Ch.9	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1
Interrupt Fault Enable	Ch.16	Ch.15	Ch.14	Ch.13	Ch.12	Ch.11	Ch.10	Ch.9	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1
Interrupt Over-Current Enable	Ch.16	Ch.15	Ch.14	Ch.13	Ch.12	Ch.11	Ch.10	Ch.9	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1
Interrupt Lo-Hi Enable	Ch.16	Ch.15	Ch.14	Ch.13	Ch.12	Ch.11	Ch.10	Ch.9	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1
Interrupt Hi-Lo Enable	Ch.16	Ch.15	Ch.14	Ch.13	Ch.12	Ch.11	Ch.10	Ch.9	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1

I/O DIGITAL DIFFERENTIAL MULTI-MODE TRANSCEIVERS (MODULE D2)

Differential RS422/RS485 I/O channels (in banks of 11) are programmable for either Input or Output and include extensive diagnostics. Each Differential input channel has a selectable internal resistor (120Ω or >12kΩ) across its inputs. Interrupt can be selected, for each channel, to indicate transition on rising edge, transition on falling edge, or both. De-bounce circuits for each channel offer a selectable time delay to eliminate false signals resulting from contact bounce commonly experienced with mechanical relays and switches. All inputs are continually scanned and the data is double buffered for immediate availability.



The (D2) test initiates **automatic** background BIT testing which tests and validates channel processing (data read or write logic), tests for circuit over-current conditions and fault status. Any failure triggers an Interrupt (if enabled) with the results available in status registers. The testing is totally transparent to the user, requires no external programming and has no effect on the operation of this card. It can be enabled or disabled via the bus.

MODULE MEMORY MAP

000	Write Output,	Ch.1-11 R/W	05C	Debounce time	Ch.9 R/W	0C8	Module FPGA 2 ¹	R
002	Read I/O,	Ch.1-11 R/W	066	Debounce time	Ch.10 R/W	0CE	Module ID	R
00C	Debounce time	Ch.1 R/W	070	Debounce time	Ch.11 R/W	0D0	Status Fault	Ch.01-11 R
016	Debounce time	Ch.2 R/W	0A2	Input Termination	Ch 01-11 R/W	0D4	Status Over-Current	Ch.01-11 R
020	Debounce time	Ch.3 R/W	0A4	Input/Output Format	Ch.1-8 R/W	0DC	Status Lo-Hi Transition	Ch.01-11 R
02A	Debounce time	Ch.4 R/W	0A6	Input/Output Format	Ch.9-11 R/W	0DE	Status Hi-Lo Transition	Ch.01-11 R
034	Debounce time	Ch.5 R/W	0C0	Module Design Version ¹	R	0E8	Interrupt Fault Enable	Ch.01-11 R/W
03E	Debounce time	Ch.6 R/W	0C2	Module Design Revision ¹	R	0EC	Interrupt Over-Current Enable	Ch.01-11 R/W
048	Debounce time	Ch.7 R/W	0C4	Module DSP ¹	R	0F4	Interrupt Lo-Hi Transition Enable	Ch.01-11 R/W
052	Debounce time	Ch.8 R/W	0C6	Module FPGA 1 ¹	R	0F6	Interrupt Hi-Lo Transition Enable	Ch.01-11 R/W

Note: 1. As of July 2005

Write Output

When a channel is configured for Output, write logic level High ("1") or Low ("0") to associated channel bit, in 16 bit binary word. Each bit corresponds to one of 11 channels.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
						11	10	9	8	7	6	5	4	3	2	1	Channel
WRITE OUTPUT	X	X	X	X	X	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT

Read I/O

Independent of channel configuration (Input or Output), read logic state High ("1") or Low ("0"). Each bit of 16-bit binary word corresponds to one of 11 channels.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
						11	10	9	8	7	6	5	4	3	2	1	Channel
READ I/O	X	X	X	X	X	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT

De-bounce time

Enter required de-bounce time into appropriate channel registers. Enter time in 1.28µs increments, up to 326.40 µsec. LSB= 1.28 µs. Value is 8 bits (MSBs=don't care). Once a signal level is a logic voltage level period longer than the De-bounce time (Logic High > 2.0 v, and Logic Low < 0.6 v), a logic transition is validated. Signal pulse widths less than De-bounce time are filtered or ignored. Once valid, the interrupt transition register channel flag is set and the output logic changes state. Enter a value of 0 to disable De-bounce filtering. De-bounce defaults to 00h upon reset.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
									163.84	81.92	40.96	20.48	10.24	5.12	2.56	1.28	value in mSec (LSB=1.28µS)
DE-BOUNCE TIME	X	X	X	X	X	X	X	X	D	D	D	D	D	D	D	D	D=DATA BIT

Input Termination Control

Each differential input pair can be programmed to have an input termination of 120 Ω or >12k Ω. Write logic '1' to select 120 Ω for each individual channel. Default is >12k Ω.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
						11	10	9	8	7	6	5	4	3	2	1	Channel
INPUT TERMINATION	X	X	X	X	X	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT

Input/Output Format

Write integer 0 for input, 3 for output: Default is configured for Input.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
INPUT/OUTPUT CH 01-08	Ch.08		Ch.07		Ch.06		Ch.05		Ch.04		Ch.03		Ch.02		Ch.01		Channel
INPUT/OUTPUT CH 09-11											Ch.11		Ch.10		Ch.09		Channel
INPUT/OUTPUT	D _H	D _L	D _H	D _L	D _H	D _L	D _H	D _L	D _H	D _L	D _H	D _L	D _H	D _L	D _H	D _L	D=DATA BIT
Integer	D _H	D _L															
0	0	0	Input														
3	1	1	Output														

Module Design Version

Type: ASCII character (in each upper and lower byte)

Range: N/A

Read/Write: R

Initialized Value: N/A

This register holds module design version in ASCII. For example, ASCII "1" in upper byte and ASCII space in lower byte for Module Design Version "1 " is together 3120h.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
MODULE DESIGN REVISION	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT
	ASCII "1"								ASCII " "								

Module Design Revision

Type: ASCII character (in each upper and lower byte)

Range: N/A

Read/Write: R

Initialized Value: N/A

This register holds module design revision code in ASCII. For example, ASCII "B" in upper byte and ASCII space in lower byte for Module Design Revision "B " is together 4220h.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
MODULE DESIGN REVISION	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT
	ASCII "B"								ASCII " "								

Module DSP

Type: binary word

Range: 0 to 65535

Read/Write: R

Initialized Value: N/A

Read register as 16-bit binary word to determine Module DSP revision. For example, 0x000B is revision 12.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
MODULE DSP	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT

Module FPGA

Type: binary word

Range: 0 to 65535

Read/Write: R

Initialized Value: N/A

Read register as 16-bit binary word to determine Module FPGA revision. For example, 0x000B is revision 12.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
MODULE FPGA	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT

Module ID

Type: ASCII character (in each upper and lower byte)

Range: N/A

Read/Write: R

Initialized Value: 4332h

Read register to determine Module ID in ASCII. For example, find ASCII "D" in upper byte and ASCII "2" in lower byte for Module "D2," together 4432h.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
MODULE ID	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT
ASCII "D"								ASCII "2"									

Automatic background BIT testing

BIT is always enabled and continually checks that each channel is functional. This capability is accomplished by an additional test comparator that is incorporated into each 11 channel module. The test comparator is sequentially connected across each channel and is compared against the operational channel. Depending upon configuration, the Input data read or Output logic write of the operational channel and test comparator must agree or a fault is indicated with the results available in the associated status register. Low to High and High to Low logic transitions are indicated. Additional testing of output logic indicates Over-current condition when output logic is invalid for a period greater than 80µs.

Status indications

Fault – processing (data read or write logic) is inconsistent with redundant test circuit.

Status is indicated within 15 seconds. A fault is latched until read. (Testing takes approx. 1 second per channel)

Lo-Hi Transition – If a Lo to High transition is sensed, status is indicated within 40µs.

Hi-Low Transition – If a High to Low transition is sensed, status is indicated within 40µs.

Over-current – If over-current or overload condition is sensed, status is indicated (bit is set) within 80µs.

Output is however, immediately disabled at time of over-current condition. Over-current is re-checked every 6ms. If applicable output is re-enabled and channel is reset.

A "0" indicates Passing and "1" Failing status. Reading will reset (or unlatch) Status Register.

	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Status Fault	X	X	X	X	X	Ch.11	Ch.10	Ch.9	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1
Status Over-Current	X	X	X	X	X	Ch.11	Ch.10	Ch.9	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1
Status Lo-Hi Transition	X	X	X	X	X	Ch.11	Ch.10	Ch.9	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1
Status Hi-Lo Transition	X	X	X	X	X	Ch.11	Ch.10	Ch.9	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1
Interrupt Fault Enable	X	X	X	X	X	Ch.11	Ch.10	Ch.9	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1
Interrupt Over-Current Enable	X	X	X	X	X	Ch.11	Ch.10	Ch.9	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1
Interrupt Lo-Hi Enable	X	X	X	X	X	Ch.11	Ch.10	Ch.9	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1

Interrupt Hi-Lo Enable	X	X	X	X	X	Ch.11	Ch.10	Ch.9	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1
------------------------	---	---	---	---	---	-------	-------	------	------	------	------	------	------	------	------	------


SIGNAL GENERATOR (MODULE E)

Signal Generator modules generate one of a selection of waveforms, sine, triangular, or square wave, per channel, programmable in frequency and amplitude. Use of an individual A/D self test channel, on a rotating basis, verifies that the channel is operating properly in frequency, amplitude, and DC offset. See wrap-around test registers for BIT data

Operating at all times is a background **Built-In-Test (BIT)**, where each channel is checked to a test accuracy of 2% FS. Any failure triggers an Interrupt (if

enabled) with the results available in status registers. BIT is intended for use with steady state signals; any change in channel configuration (amplitude, frequency, etc) requires up to 12 seconds before wrap data reflects that change. Multiple changes in channel configuration in less than 12 seconds may trigger false BIT failures. The testing is totally transparent to the user, requires no external programming and has no effect on the operation of this card.

Signal Module Block Diagram



MODULE MEMORY MAP

000	Ch.1 Frequency High	R/W	020	Ch.3 DC Offset	R/W	050	Ch.3 Wrap-around Frequency High	R
002	Ch.1 Frequency Low	R/W	022	Ch.3 Mode	R/W	052	Ch.3 Wrap-around Frequency Low	R
004	Not used		024	Ch.4 Freq Hi	R/W	054	Ch.3 Wrap-around Amplitude	R
006	Ch.1 Amplitude	R/W	026	Ch.4 Freq Lo	R/W	056	Ch.3 Wrap-around DC Offset	R
008	Ch.1 DC Offset	R/W	028	Ch.4 Phase	R/W	058	Ch.4 Wrap-around Frequency High	R
00A	Ch.1 Mode	R/W	02A	Ch.4 Amplitude	R/W	05A	Ch.4 Wrap-around Frequency Low	R
00C	Ch.2 Freq Hi	R/W	02C	Ch.4 DC Offset	R/W	05C	Ch.4 Wrap-around Amplitude	R
00E	Ch.2 Freq Lo	R/W	02E	Ch.4 Mode	R/W	05E	Ch.4 Wrap-around DC Offset	R
010	Ch.2 Phase	R/W	040	Ch.1 Wrap-around Frequency High	R	0C0	Module Design Version ¹	
012	Ch.2 Amplitude	R/W	042	Ch.1 Wrap-around Frequency Low	R	0C2	Module Design Revision ¹	R
014	Ch.2 DC Offset	R/W	044	Ch.1 Wrap-around Amplitude	R	0C4	Module DSP ¹	R
016	Ch.2 Mode	R/W	046	Ch.1 Wrap-around DC Offset	R	0C6	Module FPGA ¹¹	R
018	Ch.3 Freq Hi	R/W	048	Ch.2 Wrap-around Frequency High	R	0C8	Module FPGA ²¹	R
01A	Ch.3 Freq Lo	R/W	04A	Ch.2 Wrap-around Frequency Low	R	0CE	Module ID	R
01C	Ch.3 Phase	R/W	04C	Ch.2 Wrap-around Amplitude	R	0D0	BIT Status Ch.1-4	R
01E	Ch.3 Amplitude	R/W	04E	Ch.2 Wrap-around DC Offset	R	0E8	BIT Stat Interrupt Enable Ch.1-4	R/W

Note: 1. As of July 2005

Frequency

Type: 32 bit unsigned integer

Range: 0 – 130,000 (from 1 to 9 Hz, amplitude is functional, but not to accuracy specification)

Read/Write: R/W

Initialized Value: 1000

Frequency High and *Frequency Low* registers combined to determine desired frequency in 1 Hz resolution. LSB is 1 Hz. Frequency is updated on write to Low register. Out-of-range data will be changed to the maximum allowable value. When phase locked, phase is reset when channel 1 frequency is changed. If phase is NOT locked, phase remains unchanged when frequency is changed.

FREQUENCY HIGH REGISTER																FREQUENCY LOW REGISTER															
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D

Phase

Type: 16-bit signed integer

Range: ± 180 degrees

Read/Write: R/W

Initialized Value: 0

Enter the desired phase offset, relative to channel 1. LSB is approximately 0.088° . When phase locked, phase is reset when channel 1 frequency is changed. If phase is NOT locked, phase remains unchanged when frequency is changed. Enter as per formula,

$$\text{Phase} = \text{Register Value} / 32768 \times 180 \text{ Degrees.}$$

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
PHASE	S	D	D	D	D	D	D	D	D	D	D	D	X	X	X	X	S=SIGN BIT, D=DATA BIT

Amplitude

Type: 16 bit unsigned integer

Range: 0 to 65535 (0 to 10 volts peak E1 ; 0 to 15 volts peak E2)

Read/Write: R/W

Initialized Value: 0

Value determines peak amplitude of selected waveform. Amplitude in combination with the programmed DC Offset cannot be greater than the maximum or full scale output of that module. For module E1, resolution is 10/65536 or approximately 0.15 millivolts. For module E2 resolution is 15/65536 or approximately 0.22 millivolts. From 1 to 9 Hz, amplitude is not accurate. Enter as per formula,

$$\text{Peak-to-Peak Voltage} = 10 \times \text{Value} / 65535 \text{ Volts Peak, for module E1, } (\leq 10 - \text{magnitude of DC Offset}).$$

$$\text{Peak-to-Peak Voltage} = 15 \times \text{Value} / 65535 \text{ Volts Peak, for module E2, } (\leq 15 - \text{magnitude of DC Offset}).$$

Where Volts Peak is half Peak-to-Peak Voltage. Out-of-range data will be changed to the maximum allowable value. From 1 to 9 Hz, amplitude is functional, but not to accuracy specification.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
AMPLITUDE	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT

DC Offset

Type: 16 bit signed integer

Range: -32767 to +32767 (± 10 volts E1 ; ± 15 volts E2)

Read/Write: R/W

Initialized Value: 0

Value determines DC offset of selected waveform, in 0.30 millivolt resolution.

Enter as per formula,

$$\text{DC Offset Voltage} = 10 \times \text{Value} / 32768 \text{ Volts DC, for Module E1}$$

$$\text{DC Offset Voltage} = 15 \times \text{Value} / 32768 \text{ Volts DC, for Module E2}$$

Out-of-range data will be changed to the maximum allowable value.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
AMPLITUDE	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT

Mode

Type: binary word

Range: 0, 1, or 2

Read/Write: R/W

Initialized Value: 0 (Sine Wave)

This register is used to select desired waveform using bits D0 and D1. Use bit D2 to enable phase lock function. L=1 to enable, L=0 to disable. When phase lock is enabled, channel 2, 3, and 4 are phase locked to the master signal channel 1. When phased locked, the signal of channels 2, 3 and 4 will be identical to channel 1 in *frequency and type* (sine, triangular or square). When phase locked, phase is reset when frequency is changed.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
MODE and LOCK	X	X	X	X	X	X	X	X	X	X	X	X	X	L	0	0	SINE WAVE
	X	X	X	X	X	X	X	X	X	X	X	X	X	L	0	1	TRIANGULAR WAVE
	X	X	X	X	X	X	X	X	X	X	X	X	X	L	1	0	SQUARE WAVE
	X	X	X	X	X	X	X	X	X	X	X	X	X	L	1	1	SINE WAVE (same as 00)

Wrap-around Frequency

Type: 32 bit unsigned integer

Range: 0 – 130,000 (from 1 to 9 Hz, amplitude is functional, but not to accuracy specification)

Read/Write: R

Initialized Value: N/A

Read *Wrap-around Frequency High* and *Frequency Low* registers combined to determine desired frequency in 1 Hz resolution. LSB is 1 Hz.

FREQUENCY HIGH REGISTER																FREQUENCY LOW REGISTER															
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D

Wrap-around Amplitude

Type: 16 bit unsigned integer

Range: 0 to 65535 (0 to 10 volts peak E1 ; 0 to 15 volts peak E2)

Read/Write: R

Initialized Value: N/A

Read *Wrap-around Amplitude* for D2 BIT test value to verify peak amplitude of selected waveform. For module E1, resolution is 10/65536 or approximately 0.15 millivolts. For module E2 resolution is 15/65536 or approximately 0.22 millivolts. From 1 to 9 Hz, amplitude is not accurate. Decode value as per formula,

Peak-to-Peak Voltage = $10 \times \text{Value} / 65535$ Volts Peak, for module E1

Peak-to-Peak Voltage = $15 \times \text{Value} / 65535$ Volts Peak, for module E2

where Volts Peak is half Peak-to-Peak Voltage.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
AMPLITUDE	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT

Wrap-around DC Offset

Type: 16 bit signed integer

Range: -32767 to +32767 (± 10 volts E1 ; ± 15 volts E2)

Read/Write: R

Initialized Value: N/A

Read *Wrap-around DC Offset* for D2 BIT test value to verify DC offset of selected waveform, in 0.30 millivolt resolution. Decode value as per formula,

DC Offset Voltage = $10 \times \text{Value} / 32768$ Volts DC, for Module E1

DC Offset Voltage = $15 \times \text{Value} / 32768$ Volts DC, for Module E2

Out-of-range data will be changed to the maximum allowable value.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
AMPLITUDE	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT

Module Design Version

Type: ASCII character (in each upper and lower byte)

Range: N/A

Read/Write: R

Initialized Value: N/A

This register holds module design version in ASCII. For example, ASCII “1” in upper byte and ASCII space in lower byte for Module Design Version “1 ” is together 3120h.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
MODULE DESIGN VERSION	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT
ASCII “1”									ASCII “ ”								

Module Design Revision

Type: ASCII character (in each upper and lower byte)

Range: N/A

Read/Write: R

Initialized Value: N/A

This register holds module design revision code in ASCII. For example, ASCII “B” in upper byte and ASCII space in lower byte for Module Design Revision “B ” is together 4220h.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
MODULE DESIGN REVISION	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT
ASCII “B”									ASCII “ ”								

Module DSP

Type: binary word

Range: 0 to 65535

Read/Write: R

Initialized Value: N/A

Read register as 16-bt binary word to determine Module DSP revision. For example, 0x000B is revision 12.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
MODULE DSP	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT

Module FPGA

Type: binary word

Range: 0 to 65535

Read/Write: R

Initialized Value: N/A

Read register as 16-bt binary word to determine Module FPGA revision. For example, 0x000B is revision 12.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
MODULE FPGA	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT

Module ID

Type: ASCII character (in each upper and lower byte)

Range: N/A

Read/Write: R

Initialized Value: 4531h

Read register to determine Module ID in ASCII. For example, find ASCII “E” in upper byte and ASCII “1” in lower byte, for Module “E1,” together 4531h.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
MODULE ID	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT
ASCII “E”									ASCII “1”								

BIT Status

Type: binary word

Range: 0 to 15

Read/Write: R

Initialized Value: 0

Check the corresponding bit for a channel's Built-In-Test (BIT) Status. Channel Status Data bit (Chn, where n is 1, 2, 3 or 4) is fail, high true, and indicates that the channel is not operating spec compliant. Passing BIT status indicates that channel Frequency, Amplitude and DC Offset is as programmed. Status is latched. Reading any status bit will unlatch the entire register. BIT Status is part of background testing and the status register may be checked or polled at any given time. BIT is operating at all times and cannot be enabled or disabled using the General use [Test Enable](#) register.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
BIT STATUS	X	X	X	X	X	X	X	X	X	X	X	X	Ch4	Ch3	Ch2	Ch1	CHANNEL STATUS BIT

BIT Status Interrupt Enable

Type: binary word

Range: 0 to 15

Read/Write: R/W

Initialized Value: 0

Set the bit to enable interrupts for the corresponding channel. When enabled, a non-compliant channel will trigger an interrupt. Default is 0 to disable all channels.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
BIT STATUS INTR ENA	X	X	X	X	X	X	X	X	X	X	X	X	Ch4	Ch3	Ch2	Ch1	INTERRUPT ENABLE


D/A (MODULE F OR J)

Ten (10) D/A channels are provided per module and includes extensive diagnostics. Overloaded outputs will be detected, with the results displayed in a status word. This module incorporates major diagnostic capabilities that offer substantial improvements to system reliability because user is alerted to malfunctions within 5 seconds. Two different tests, one off-line (D2) and one on-line (D3) can be selected:

The (D2) test initiates **automatic** background BIT testing, where each channel is checked to a test accuracy of 0.2% FS and monitored for shorted output. Any failure triggers an Interrupt (if enabled) with the results available in status registers. The testing is totally transparent to the user, requires no external programming, has no effect on the operation of this card and can be enabled or disabled via the bus.

The (D3) test uses an internal A/D that measures all D/A channels while they remain connected to the I/O. Each channel will be checked to a test accuracy of 0.2% FS. Test cycle is completed within 45 seconds and results can be read from the Status registers when D3 changes from "1" to "0". The test can be stopped at any time. This test requires no user programming and can be enabled or disabled via the bus. **CAUTION:** D/A Outputs are active during this test. Check connected loads for interaction.

D/A Over Current (short circuit) monitoring is disabled during D3 testing.



MODULE MEMORY MAP

000	Data 1	R/W	014	Polarity 1	R/W	028	Wrap-around 1	R/W	0C0	Module Design Version ¹	R
002	Data 2	R/W	016	Polarity 2	R/W	02A	Wrap-around 2	R/W	0C2	Module Design Revision ¹	R
004	Data 3	R/W	018	Polarity 3	R/W	02C	Wrap-around 3	R/W	0C4	Module DSP ¹	R
006	Data 4	R/W	01A	Polarity 4	R/W	02E	Wrap-around 4	R/W	0C6	Module FPGA 1 ¹	R
008	Data 5	R/W	01C	Polarity 5	R/W	030	Wrap-around 5	R/W	0C8	Module FPGA 2 ¹	R
00A	Data 6	R/W	01E	Polarity 6	R/W	032	Wrap-around 6	R/W	0CE	Module ID	R
00C	Data 7	R/W	020	Polarity 7	R/W	034	Wrap-around 7	R/W	0D0	BIT Status Ch.1-10	R
00E	Data 8	R/W	022	Polarity 8	R/W	036	Wrap-around 8	R/W	0D4	Over Current Status Ch.1-10	R
010	Data 9	R/W	024	Polarity 9	R/W	038	Wrap-around 9	R/W	0E8	BIT Stat Interrupt Enable Ch.1-10	R/W
012	Data 10	R/W	026	Polarity 10	R/W	03A	Wrap-around 10	R/W	0EC	Over Current Interrupt Enable Ch.1-10	R/W

Note: 1. As of July 2005

Write D/A output

If using bi-polar mode, write 16 bit 2's complement word to the channel's *Data register* (7FFFh=+FS, 8000h=-FS) If using unipolar mode, write 16 bit binary word to the channel's *Data register* (range: 0 to FFFFh=FS).

D/A Output Polarity

Write integer 4 to the channel's *D/A Polarity register* for unipolar mode. Write integer 0 to the channel's *D/A range register* for bi-polar mode.

D/A Wrap-Around

Read *D/A wrap-around data register*, 16 bit 2's complement word (7FFFh=+FS, 8000h=-FS) bipolar mode, or 16 bit binary word (range 0 to FFFFh=FS)

Module Design Version

Type: ASCII character (in each upper and lower byte)

Range: N/A

Read/Write: R

Initialized Value: N/A

This register holds module design version in ASCII. For example, ASCII “1” in upper byte and ASCII space in lower byte for Module Design Version “1 ” is together 3120h.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
MODULE SPECIAL SPEC	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT
	ASCII “1”								ASCII “ ”								

Module Design Revision

Type: ASCII character (in each upper and lower byte)

Range: N/A

Read/Write: R

Initialized Value: N/A

This register holds module design revision code in ASCII. For example, ASCII “B” in upper byte and ASCII space in lower byte for Module Design Revision “B ” is together 4220h.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
MODULE DESIGN REVISION	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT
	ASCII “B”								ASCII “ ”								

Module DSP

Type: binary word

Range: 1 to 65535

Read/Write: R

Initialized Value: N/A

Read register as 16-bt binary word to determine Module DSP revision. For example, 0x000B is revision 12.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
MODULE DSP	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT

Module FPGA

Type: binary word

Range: 1 to 65535

Read/Write: R

Initialized Value: N/A

Read register as 16-bt binary word to determine Module FPGA revision. For example, 0x000B is revision 12.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
MODULE FPGA	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT

Module ID

Type: ASCII character (in each upper and lower byte)

Range: N/A

Read/Write: R

Initialized Value: 4E37h

Read register to determine Module ID in ASCII. For example, find ASCII “J” in upper byte and ASCII “7” in lower byte for Module “J7,” together 4E37h.

Byte for Module ID, 15 bits for ID																	
REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
MODULE ID	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT
	ASCII “J”								ASCII “7”								

BIT Status

Check the corresponding bit for a channel's BIT Status. A "0" = Normal; "1" = Non-compliant D/A conversion (outside 0.2% FS accuracy spec). Reading any status bit will cause that bit to be unlatched. BIT Status is part of background testing and the status register may be checked or polled at any given time.

	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
BIT Status	X	X	X	X	X	X	Ch.10	Ch.9	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1

Over Current Status

Check the corresponding bit of the *Over Current Status* registers for over current draw for each active channel. A "0" = Normal; "1" = Over Current. An over current draw from the output of any D/A channel is detected within 2 seconds and will latch the corresponding bit in the *Over Current Status* register. Reading any status bit will cause unlatch the entire register. Over Current Status is part of background testing and the status register may be checked or polled at any given time.

	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Over Current Status	X	X	X	X	X	X	Ch. 10	Ch.9	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1

BIT Status Interrupt Enable

Set the bit to enable interrupts for the corresponding channel. When enabled, non-compliant channel will trigger an interrupt. Default is 00h to disable all channels.

	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
BIT Status Interrupt Enable	X	X	X	X	X	X	Ch.10	Ch.9	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1


Over Current Status Interrupt Enable

Set the bit to enable interrupts for the corresponding channel monitored for Over Current Status.

	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Over Current Status Intr Enable	X	X	X	X	X	X	Ch.10	Ch.9	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1

HIGH VOLTAGE D/A (MODULE J7)

Four (4) D/A channels are provided per module and includes extensive diagnostics. To save power, DC-to-DC output drive is internally scaled according to programmed output range. Overloaded outputs will be detected, with the results displayed in a status word. This module incorporates major diagnostic capabilities that offer substantial improvements to system reliability because user is alerted to malfunctions within 5 seconds. Two different tests, one off-line (D2) and one on-line (D3) can be selected:



The (D2) test initiates **automatic** background BIT testing, where each channel is checked to a test accuracy of 2% FS and monitored for shorted output. Any failure triggers an Interrupt (if enabled) with the results available in status registers. The testing is totally transparent to the user, requires no external programming, has no effect on the operation of this card and can be enabled or disabled via the bus.

The (D3) test uses an internal A/D that measures all D/A channels while they remain connected to the I/O. Each channel will be checked to a test accuracy of 2% FS. Test cycle is completed within 45 seconds and results can be read from the Status registers when D3 changes from "1" to "0". The test can be stopped at any time. This test requires no user programming and can be enabled or disabled via the bus. **CAUTION:** D/A Outputs are active during this test. Check connected loads for interaction.

D/A Over Current (short circuit) monitoring is disabled during D3 testing.

MODULE MEMORY MAP

000	Data 1	R/W	010	Polarity 3	R/W	0C4	Module DSP ¹	R
002	Data 2	R/W	012	Polarity 4	R/W	0C6	Module FGPA 1 ¹	R
004	Data 3	R/W	014	Wrap-around 1	R/W	0C8	Module FPGA 2 ¹	R
006	Data 4	R/W	016	Wrap-around 2	R/W	0CE	Module ID	R
008	Range 1 & 2	R/W	018	Wrap-around 3	R/W	0D0	BIT Status Ch.1-4	R
00A	Range 3 & 4	R/W	01A	Wrap-around 4	R/W	0D4	Over Current Status Ch.1-4	R
00C	Polarity 1	R/W	0C0	Module Design Version ¹	R	0E8	BIT Stat Interrupt Enable Ch.1-4	R/W
00E	Polarity 2	R/W	0C2	Module Design Revision ¹	R	0EC	Over Current Interrupt Enable Ch.1-4	R/W

Note: 1. As of July 2005

Write D/A Output

If using bi-polar mode, write 16 bit 2's complement word to the channel's *Data register* (7FFFh=+FS, 8000h=-FS) If using unipolar mode, write 16 bit binary word to the channel's *Data register* (range: 0 to FFFFh=FS). Because output resolution is 12bits, enter LSBs D0 through D3 as zero. At power-on, output is initialized to 0 volts.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
MODULE ID	D	D	D	D	D	D	D	D	D	D	D	D	0	0	0	0	D=DATA BIT

D/A Output Range

Program voltage range for channel pairs (1 & 2, or 3 & 4) from 20 to 80 volts. For 20 volts, enter integer 20. Resolution is 10 volts. 10 ma/channel maximum (source or sink) for up to 80VDC.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
										64	32	16	8	4	2	1	value in volts (LSB=1volt)
RANGE	X	X	X	X	X	X	X	X	X	D	D	D	D	D	D	D	D=DATA BIT
												1	0	1	0	0	20 volts
												1	1	1	1	0	30 volts
											1	0	1	0	0	0	40 volts
											1	1	0	0	1	0	50 volts
											1	1	1	1	0	0	60 volts
										1	0	0	0	1	1	0	70 volts
										1	0	1	0	0	0	0	80 volts

D/A Output Polarity

Write integer 4 to the channel's *D/A range register* for unipolar mode. Write integer 0 to the channel's *D/A range register* for bi-polar mode.

D/A Wrap-Around

Read *D/A wrap-around data* register, 16 bit 2's complement word (7FFFh=+FS, 8000h=-FS) bipolar mode, or 16 bit binary word (range 0 to FFFFh=FS)

Module Design Version

Type: ASCII character (in each upper and lower byte)

Range: N/A

Read/Write: R

Initialized Value: N/A

This register holds module design version in ASCII. For example, ASCII "1" in upper byte and ASCII space in lower byte for Module Design Version "1 " is together 3120h.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
MODULE SPECIAL SPEC	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT
	ASCII "1"								ASCII " "								

Module Design Revision

Type: ASCII character (in each upper and lower byte)

Range: N/A

Read/Write: R

Initialized Value: N/A

This register holds module design revision code in ASCII. For example, ASCII "B" in upper byte and ASCII space in lower byte for Module Design Revision "B " is together 4220h.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
MODULE DESIGN REVISION	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT
	ASCII "B"								ASCII " "								

Module DSP

Type: binary word

Range: 1 to 65535

Read/Write: R

Initialized Value: N/A

Read register as 16-bt binary word to determine Module DSP revision. For example, 0x000B is revision 12.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
MODULE DSP	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT

Module FPGA

Type: binary word

Range: 1 to 65535

Read/Write: R

Initialized Value: N/A

Read register as 16-bit binary word to determine Module FPGA revision. For example, 0x000B is revision 12.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
MODULE FPGA	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT

Module ID

Type: ASCII character (in each upper and lower byte)

Range: N/A

Read/Write: R

Initialized Value: 4A37h

Read register to determine Module ID in ASCII. For example, find ASCII "J" in upper byte and ASCII "1" in lower byte for Module "J7," together 4A37h.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
MODULE ID	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT
ASCII "J"								ASCII "7"									

BIT Status

Check the corresponding bit for a channel's BIT Status. A "0" =Normal; "1" = Non-compliant D/A conversion (outside 2% FS accuracy spec). Reading any status bit will cause that bit to be unlatched. BIT Status is part of background testing and the status register may be checked or polled at any given time.

	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
BIT Status	X	X	X	X	X	X	X	X	X	X	X	X	Ch.4	Ch.3	Ch.2	Ch.1

Over Current Status

Check the corresponding bit of the *Over Current Status* registers for over current draw for each active channel. A "0" =Normal; "1" = Over Current. An over current draw from the output of any D/A channel is detected within 2 seconds and will latch the corresponding bit in the *Over Current Status* register. Reading any status bit will cause unlatch the entire register. Over Current Status is part of background testing and the status register may be checked or polled at any given time.

	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Over Current Status	X	X	X	X	X	X	X	X	X	X	X	X	Ch.4	Ch.3	Ch.2	Ch.1

BIT Status Interrupt Enable

Set the bit to enable interrupts for the corresponding channel. When enabled, non-compliant channel will trigger an interrupt. Default is 00h to disable all channels.

	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
BIT Status Interrupt Enable	X	X	X	X	X	X	X	X	X	X	X	X	Ch.4	Ch.3	Ch.2	Ch.1


Over Current Status Interrupt Enable

Set the bit to enable interrupts for the corresponding channel monitored for Over Current Status.

	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Over Current Status Intr Enable	X	X	X	X	X	X	X	X	X	X	X	X	Ch.4	Ch.3	Ch.2	Ch.1

RTD (MODULE G)

The RTD channels use individual A/D converters. All RTD channels are self-calibrating because each channel, on a rotating basis, is automatically calibrated to eliminate offset and gain errors. The ability to set lower voltages for Full Scale Input, assures the utilization of the full resolution. Open inputs will be detected, with the results displayed in a status word. All inputs are double buffered for immediate availability. External excitation not required.



The (D2) test initiates **automatic** background BIT testing, where each channel is checked to a test accuracy of 0.2% FS and monitored for open input. Any failure triggers an Interrupt (if enabled) with the results available in status registers. The testing is totally transparent to the user, requires no external programming and has no effect on the operation of this card. It can be enabled or disabled via the bus.

RTD Open Circuit monitoring is disabled during D3 testing.

MODULE MEMORY MAP

000	Resistance 1	R	00E	Range 2	R/W	01C	3 or 4 Wire Mode 3	R/W	0C6	Module FPGA 1 ²	R
002	Resistance 2	R	010	Range 3	R/W	01E	3 or 4 Wire Mode 4	R/W	0C8	Module FPGA 2 ¹	R
004	Resistance 3	R	012	Range 4	R/W	020	3 or 4 Wire Mode 5	R/W	0CE	Module ID	R
006	Resistance 4	R	014	Range 5	R/W	022	3 or 4 Wire Mode 6	R/W	0D0	BIT Status Ch.1-6	R
008	Resistance 5	R	016	Range 6	R/W	0C0	Module Design Version ²	R	0D2	Open Status Ch.1-6	R
00A	Resistance 6	R	018	3 or 4 Wire Mode 1 ¹	R/W	0C2	Module Design Revision ²	R	0E8	BIT Stat Interrupt Enable Ch.1-6	R/W
00C	Range 1	R/W	01A	3 or 4 Wire Mode 2 ¹	R/W	0C4	Module DSP ²	R	0EA	Open Stat INTR Enable Ch.1-6	R/W

Note: 1. For 3 or 4 Wire Modes, Consult Factory
2. As of July 2005

Resistance

Type: binary word

Range: N/A

Read/Write: R/W

Initialized Value: N/A

Resistance measurement is a binary word and is dependant upon range.

For example, if the 0.01 ohms per count range is selected: $2710h \times 0.01 = 10000 \times 0.01 = 100$ ohms.

The resistance/temperature relationship varies among RTDs and is function of its composite material (ex, Platinum, Copper, Nickel-Iron, Nickel, etc). An RTD's "Alpha" Temperature Coefficient and its nominal resistance (at say 0°C), while operating within its applicable resistance range, provide for a first order approximation.

For best accuracy, use resistance/temperature relationship provided by the RTD manufacture:

Select associated *Range* (0-655, or 1-2000)

Read *Resistance* and scale accordingly (0.01 Ω / bit , or 0.03 Ω / bit.)

Calculate temperature using RTD manufacture provided resistance/temperature relationship (a quadratic equation).

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
RESISTANCE	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT

Range

Type: 16 bit unsigned integer

Range: 0 or 1

Read/Write: R/W

Initialized Value: 0

Write "0" for a 0-655 ohm output range, 0.01 Ω / bit.

Write "1" for a 1-2000 ohm output range, 0.03 Ω / bit.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
RANGE	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT

3 or 4 Wire Mode

Consult Factory.

Module Design Version

Type: ASCII character (in each upper and lower byte)

Range: N/A

Read/Write: R

Initialized Value: N/A

This register holds module design version in ASCII. For example, ASCII "1" in upper byte and ASCII space in lower byte for Module Design Version "1 " is together 3120h.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
MODULE SPECIAL SPEC	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT
ASCII "1"								ASCII " "									

Module Design Revision

Type: ASCII character (in each upper and lower byte)

Range: N/A

Read/Write: R

Initialized Value: N/A

This register holds module design revision code in ASCII. For example, ASCII "B" in upper byte and ASCII space in lower byte for Module Design Revision "B " is together 4220h.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
MODULE DESIGN REVISION	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT
ASCII "B"								ASCII " "									

Module DSP

Type: binary word

Range: 0 to 65535

Read/Write: R

Initialized Value: N/A

Read register as 16-bit binary word to determine Module DSP revision. For example, 0x000B is revision 12.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
MODULE DSP	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT

Module FPGA

Type: binary word

Range: 0 to 65535

Read/Write: R

Initialized Value: N/A

Read register as 16-bit binary word to determine Module FPGA revision. For example, 0x000B is revision 12.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
MODULE FPGA	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT

Module ID

Read register to determine Module ID in ASCII. For example, find ASCII "G" in upper byte and ASCII "1" in lower byte for Module "G1," together 4731h.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
MODULE ID	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT
	ASCII "G"								ASCII "1"								

BIT Status

Check the corresponding bit for a channel's BIT Status. A "0" =Normal; "1" = Non-compliant A/D conversion (outside 0.2% FS accuracy spec). Reading any status bit will unlatch the entire register. BIT Status is part of background testing and the status register may be checked or polled at any given time.

	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
BIT Status	X	X	X	X	X	X	Ch.10	Ch.9	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1

Open Status

Check the corresponding bit of the *Open Status* registers for open/disconnected RTD for each active channel. A "0" =Normal; "1" = Open (detected after 2 seconds). Reading any status bit will cause that bit to be unlatched. Open Status is part of background testing and the status register may be checked or polled at any given time.

	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Open Status	X	X	X	X	X	X	Ch. 10	Ch.9	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1

BIT Status Interrupt Enable

Set the bit to enable interrupts for the corresponding channel. When enabled, a non-compliant channel will trigger an interrupt. Default is 00h to disable all channels.

	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
BIT Status Interrupt Enable	X	X	X	X	X	X	Ch.10	Ch.9	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1


Open Status Interrupt Enable

Set the bit to enable interrupts for the corresponding channel monitored for Open Status.

	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Open Status Interrupt Enable	X	X	X	X	X	X	Ch.10	Ch.9	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1

I/O DISCRETE (MODULE K)


Discrete (LSI) channels are programmable for either Input or Output. When programmed for Input, they can be used for either voltage or contact sensing. Channels set for contact sensing can be programmed for either pull-up or pull-down. Our unique design eliminates the need for pull-up resistors or mechanical jumpers. Instead, we offer a current source (in groups of 4) that user programs to a desired current level. When programmed for Output, each channel can be set for either High-side, Lo-side or Push-Pull operation. Modules K2 and K4 add diode clamping (useful for inductive loads, such as relays) and thermal protection. Module K2 is signal isolated from the VME bus while both module K2 and K4 are power isolated from the VME bus. There are 4 user provided Vcc inputs for each 16 channel module. There is one Vcc input for each four channel bank. Vcc must be wired for proper operation. Module K6: **K6 is recommended for new designs**. Similar to K2 operation with enhanced features. Each channel is programmable for either Input or Output. When programmed for Input, they can be used for either voltage or contact sensing. Voltage sensing covers the range of 0 to 80 VDC and offers four levels of switching thresholds. Channels set for contact sensing can be programmed for either pull-up or pull-down. Our unique design eliminates the need for pull-up resistors or mechanical jumpers. Instead, we offer a current source (in groups of 4) that user programs to a desired current level. When programmed for Output, each channel can be set for High-side, Lo-side or Push-Pull operation. Diode clamping, useful for inductive loads, such as relays, and thermal protection are incorporated. Power isolated from the VME bus. There are 4 user provided Vcc inputs for each 16 channel module. There is one Vcc input for each four channel bank.



I/O DISCRETE (MODULE K6)

Each channel is programmable for either Input or Output. When programmed for Input, they can be used for either voltage or contact sensing. Voltage sensing covers the range of 0 to 80 VDC and offers four levels of switching thresholds. Channels set for contact sensing can be programmed for either pull-up or pull-down. Our unique design eliminates the need for pull-up resistors or mechanical jumpers. Instead, we offer a current source (in groups of 4) that user programs to a desired current level. When

programmed for Output, each channel can be set for either High-side, Lo-side or Push-Pull operation. Diode clamping, useful for inductive loads, such as relays, and thermal protection are incorporated. Power isolated from the VME bus. There are 4 user provided Vcc inputs for each 16 channel module. There is one Vcc input for each four channel bank.



Module Memory Map

000	Write Output	Ch.01-16	R/W	04C	Upper Threshold	Ch.08	R/W	098	De-bounce time	Ch.15	R/W
002	Read I/O	Ch.01-16	R	04E	Lower Threshold	Ch.08	R/W	09A	Max High Threshold	Ch.16	R/W
004	Max High Threshold	Ch.01	R/W	050	Min Low Threshold	Ch.08	R/W	09C	Upper Threshold	Ch.16	R/W
006	Upper Threshold	Ch.01	R/W	052	De-bounce time	Ch.08	R/W	09E	Lower Threshold	Ch.16	R/W
008	Lower Threshold	Ch.01	R/W	054	Max High Threshold	Ch.09	R/W	0A0	Min Low Threshold	Ch.16	R/W
00A	Min Low Threshold	Ch.01	R/W	056	Upper Threshold	Ch.09	R/W	0A2	De-bounce time	Ch.16	R/W
00C	De-bounce time	Ch.01	R/W	058	Lower Threshold	Ch.09	R/W	0A4	Input/Output Format	Ch.01-08	R/W
00E	Max High Threshold	Ch.02	R/W	05A	Min Low Threshold	Ch.09	R/W	0A6	Input/Output Format	Ch.09-16	R/W
010	Upper Threshold	Ch.02	R/W	05C	De-bounce time	Ch.09	R/W	0A8	Current For Sink/Source, Bank 1	Ch.01-04	R/W
012	Lower Threshold	Ch.02	R/W	05E	Max High Threshold	Ch.10	R/W	0AA	Current For Sink/Source, Bank 2	Ch.05-08	R/W
014	Min Low Threshold	Ch.02	R/W	060	Upper Threshold	Ch.10	R/W	0AC	Current For Sink/Source, Bank 3	Ch.09-12	R/W
016	De-bounce time	Ch.02	R/W	062	Lower Threshold	Ch.10	R/W	0AE	Current For Sink/Source, Bank 4	Ch.13-16	R/W
018	Max High Threshold	Ch.03	R/W	064	Min Low Threshold	Ch.10	R/W	0B0	Pull Up/Down Current Config	Ch.01-16	R/W
01A	Upper Threshold	Ch.03	R/W	066	De-bounce time	Ch.10	R/W	0B4	Vcc Value, Bank 1	Ch.01-04	R
01C	Lower Threshold	Ch.03	R/W	068	Max High Threshold	Ch.11	R/W	0B6	Vcc Value, Bank 2	Ch.05-08	R
01E	Min Low Threshold	Ch.03	R/W	06A	Upper Threshold	Ch.11	R/W	0B8	Vcc Value, Bank 3	Ch.09-12	R
020	De-bounce time	Ch.03	R/W	06C	Lower Threshold	Ch.11	R/W	0BA	Vcc Value, Bank 4	Ch.13-16	R
022	Max High Threshold	Ch.04	R/W	06E	Min Low Threshold	Ch.11	R/W	0BC	Reset Over-Current	Ch.01-16	R/W
024	Upper Threshold	Ch.04	R/W	070	De-bounce time	Ch.11	R/W	0C0	Module Design Version ¹		R
026	Lower Threshold	Ch.04	R/W	072	Max High Threshold	Ch.12	R/W	0C2	Module Design Revision ¹		R
028	Min Low Threshold	Ch.04	R/W	074	Upper Threshold	Ch.12	R/W	0C4	Module DSP ¹		R
02A	De-bounce time	Ch.04	R/W	076	Lower Threshold	Ch.12	R/W	0C6	Module FPGA ¹		R
02C	Max High Threshold	Ch.05	R/W	078	Min Low Threshold	Ch.12	R/W	0C8	Module FPGA 2 ¹		R
02E	Upper Threshold	Ch.05	R/W	07A	De-bounce time	Ch.12	R/W	0CE	Module ID		R
030	Lower Threshold	Ch.05	R/W	07C	Max High Threshold	Ch.13	R/W	0D0	Status Fault	Ch.01-16	R
032	Min Low Threshold	Ch.05	R/W	07E	Upper Threshold	Ch.13	R/W	0D4	Status Over-Current	Ch.01-16	R
034	De-bounce time	Ch.05	R/W	080	Lower Threshold	Ch.13	R/W	0D6	Status Max Hi Threshold	Ch.01-16	R
036	Max High Threshold	Ch.06	R/W	082	Min Low Threshold	Ch.13	R/W	0D8	Status Min Lo Threshold	Ch.01-16	R
038	Upper Threshold	Ch.06	R/W	084	De-bounce time	Ch.13	R/W	0DA	Status Mid Range	Ch.01-16	R
03A	Lower Threshold	Ch.06	R/W	086	Max High Threshold	Ch.14	R/W	0DC	Status Lo-Hi Transition	Ch.01-16	R
03C	Min Low Threshold	Ch.06	R/W	088	Upper Threshold	Ch.14	R/W	0DE	Status Hi-Lo Transition	Ch.01-16	R
03E	De-bounce time	Ch.06	R/W	8A	Lower Threshold	Ch.14	R/W	0E8	Interrupt Fault Enable	Ch.01-16	R/W
040	Max High Threshold	Ch.07	R/W	08C	Min Low Threshold	Ch.14	R/W	0EC	Interrupt Over-Current Enable	Ch.01-16	R/W
042	Upper Threshold	Ch.07	R/W	08E	De-bounce time	Ch.14	R/W	0EE	Interrupt Max Hi Threshold Enable	Ch.01-16	R/W
044	Lower Threshold	Ch.07	R/W	090	Max High Threshold	Ch.15	R/W	0F0	Interrupt Min Lo Threshold Enable	Ch.01-16	R/W
046	Min Low Threshold	Ch.07	R/W	092	Upper Threshold	Ch.15	R/W	0F2	Interrupt Mid-Range Fault Enable	Ch.01-16	R/W
048	De-bounce time	Ch.07	R/W	094	Lower Threshold	Ch.15	R/W	0F4	Interrupt Lo-Hi Transition Enable	Ch.01-16	R/W
04A	Max High Threshold	Ch.08	R/W	096	Min Low Threshold	Ch.15	R/W	0F6	Interrupt Hi-Lo Transition Enable	Ch.01-16	R/W

Note: 1. As of July 2005

Write Output

When a channel is configured for Output, write logic level High ("1") or Low ("0") to associated channel bit, in 16 bit binary word. Each bit corresponds to one of 16 channels (See Register Bit Map.) Output logic is defined by the provided Vcc voltage to that channel bank. There are four channels per bank (See J1 & J2, or P2 & P0 pin out.)

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Channel
WRITE OUTPUT	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT

Read I/O

Independent of channel configuration (Input or Output), read logic state High ("1") or Low ("0") as defined by channel threshold values. Each bit of 16-bit binary word corresponds to one of 16 channels.


REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Channel
READ I/O	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT

Threshold Programming

All four threshold levels must be programmed. For Input, threshold levels define logic. For output, threshold levels are used in BIT (wrap around) test signal monitoring. For proper operation, the threshold values should be programmed such that Max High > Upper > Lower > Min Low Threshold.

For proper operation, all four voltage thresholds must be set in this order:

Max High Threshold
> Upper Threshold
> Lower Threshold
> Min Low Threshold




For hysteresis configuration, a 0.25 volt minimum differential between Upper Threshold and Lower Threshold is recommended.

Hysteresis

Program Upper and Lower Thresholds to implement the required hysteresis and then add [de-bounce time](#) as required. When the input signal exceeds the Upper Threshold, a logic high "1" is maintained until the input signal falls below the Lower Threshold. Conversely, when the input signal falls below the Lower Threshold, a logic low "0" is maintained until the input signal rises above the Upper Threshold. A 0.25 volt minimum differential is recommended between the Upper and Lower Threshold values.

Program Upper and Lower Thresholds to implement hysteresis



When the input signal exceeds the Upper Threshold, a logic high "1" is maintained until the input signal falls below the Lower Threshold. Conversely, the same is true as the signal changes from low to high, or high to low.

Max High Threshold

Maximum High Threshold is programmable per channel from 0 VDC to 40 VDC. Binary 10 bit word, LSB=100 mv. Assumes that the programmed level is the minimum voltage used to indicate a Max HighThreshold. If a signal is greater then the Max High Threshold value, flag is set in the *Max High Threshold Status register*. The Max High Threshold register may be used to monitor any type of high signal voltage condition or threshold such as a "Short to +V" as it applies to input measurement as well as contact sensing applications.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
								25.6	12.8	6.4	3.2	1.6	.8	.4	.2	.1	value in Volts (LSB=100mV)
MAX HIGH THRESHOLD	X	X	X	X	X	X	X	D	D	D	D	D	D	D	D	D	D=DATA BIT

Upper Threshold

Upper Threshold is programmable per channel from 0 VDC to 40 VDC. Binary 10 bit word, LSB=100 mv. A signal is considered logic High ("1") when its value exceeds the Upper threshold and does not consequently fall below the Lower threshold in less than the programmed De-bounce time.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
								25.6	12.8	6.4	3.2	1.6	.8	.4	.2	.1	value in Volts (LSB=100mV)
UPPER THRESHOLD	X	X	X	X	X	X	X	D	D	D	D	D	D	D	D	D	D=DATA BIT

Lower Threshold

Lower Threshold is programmable per channel from 0 VDC to 40 VDC. Binary 10 bit word, LSB=100 mv. A signal is considered logic Low ("0") when its value falls below the Lower threshold and does not consequently rise above the Upper Threshold in less than the programmed De-bounce time.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
								25.6	12.8	6.4	3.2	1.6	.8	.4	.2	.1	value in Volts (LSB=100mV)
LOWER THRESHOLD	X	X	X	X	X	X	X	D	D	D	D	D	D	D	D	D	D=DATA BIT


Min Low Threshold

Minimum Low Threshold is programmable per channel 0 VDC to 40 VDC. Binary 10 bit word, LSB=100 mv. Assumes that the programmed level is the maximum voltage used to indicate a Min Low Threshold. If a signal is less then the Min Low Threshold value, a flag is set in the *Min Low Threshold Status register*. The Min Low Threshold register may be used to monitor any type of low signal voltage condition or threshold such as a "Short to Ground" as it applies to input measurement as well as contact sensing applications.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
								25.6	12.8	6.4	3.2	1.6	.8	.4	.2	.1	value in Volts (LSB=100mV)
MIN LOW THRESHOLD	X	X	X	X	X	X	X	D	D	D	D	D	D	D	D	D	D=DATA BIT

De-bounce time

Enter required de-bounce time into appropriate channel registers. Enter time in 20 μ s increments, up to 0.655 seconds. LSB= 20 μ s. Value is 15 bits (MSB=don't care). De-bounce defaults to 0 upon reset. For contact sensing, De-bounce time is much like a glitch filter. Signal pulse widths less than the De-bounce time are filtered or ignored. Once a signal level is stable for a period longer than the De-bounce time (see Upper and Lower Threshold described above), a logic transition is validated. For voltage sensing, the input signal level must exceed its associated threshold for a time greater then the De-bounce time for the logic transition to be validated (see Upper and Lower Threshold described above). Once valid, the interrupt transition register channel flag is set and the output logic changes state. Enter a value of 0 to disable De-bounce filtering.



REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
		~328	~164	~82	40.96	20.48	10.24	5.12	2.56	1.28	0.64	0.32	0.16	0.08	0.04	0.02	value in mSec (LSB=20 μ S)
DE-BOUNCE TIME	X	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT

Input/Output Interface


The Input/Output (I/O) Interface can be configured in a variety of ways. A pair of drive FETs and current circuits are provided at each I/O pin. See I/O interface diagram below.

Output: When configured as an output, the interface can act as a “High-Side”, “Low-Side” or “Push-Pull” drive, providing up to 500ma per channel. The total output per module (16 channels) cannot exceed 2 amps.


Input: When configured as an input, output drivers are disabled. I/O interface can act as a current source, current sink or voltage sensing circuit. For contact sensing, set each channel for pull-up or pull-down using the [Pull-Up/Down Current Configuration](#) register and enter the appropriate current level in the [Current For Sink/Source](#) register. Define contact closure and hysteresis using [Upper](#) and [Lower](#) Threshold. See [Read I/O](#) register to read input signal logic state. *No additional resistors or hardware is required to provide for current flow.* A current value of zero disables the current source/sink circuits and configures for voltage sensing. Default is voltage sensing.

All four threshold levels must be programmed. For input, threshold levels define logic state. For output, threshold levels are used in BIT test (wrap-around) signal monitoring.



INPUT/OUTPUT INTERFACE



OUTPUT CONFIGURATIONS



INPUT CONFIGURATIONS



To detect an OPEN line when contact sensing, add 10k ohm resistor R_{nl} nearest to load. Program open detect current I_{od} and calculate open contact condition, drop voltage V_{open} at I/O pin. Select sourcing current I_{od} such that drop voltage ΔV is about 80% of V_{cc} . If open detect resistance R_{od} is the parallel combination of the near load resistance R_{nl} and the circuit input impedance Z_{in} . Then

$$R_{od} = R_{nl} \parallel Z_{in} = 10k \parallel 40k = 8k.$$

If user provided V_{cc} is 10v,

$$I_{od} = 0.8 V_{cc} / R_{od} = 0.8 \times 10 / 8k = 1ma.$$

If $I_{od} = 1ma$, we get open contact condition, drop voltage V_{open} at the I/O pin,

$$V_{open} = I_{od} R_{od} = 1ma \times 8k\Omega = 8.0 \text{ volts.}$$

If load is current sink, Program Maximum Upper Threshold T_{mu} , some 20% greater then V_{open} , maintaining

$$V_{CC} > T_{mu} > V_{open} > T_{ut},$$

$$T_{mu} = 1.2 V_{open} = 1.2 \times 8 = 9.6 \text{ volts.}$$

Program Upper Threshold T_{ut} 20% less then V_{open}

$$T_{ut} = 0.8 V_{open} = 0.8 \times 8 = 6.4 \text{ volts.}$$

Accordingly, program Lower Threshold T_{lt} at 20% V_{CC} and Minimum Lower Threshold T_{ml} at 10% V_{CC}

$$T_{lt} = 0.2 V_{CC} = 0.2 \times 10 = 2 \text{ volts.}$$

$$T_{ml} = 0.1 V_{CC} = 0.1 \times 10 = 1 \text{ volts.}$$

To detect a line SHORT when **contact sensing** and continuing with this example, user needs to add series resistance nearest to load, R_s and calculate closed contact condition, drop voltage V_{closed} at I/O pin. Resistance nearest to load, R_s should be negligible as compared to the near load resistance R_{nl} but at least a magnitude greater than any resistance due to wire length. A value of 150 ohms would be appropriate for R_s . Then

$$V_{closed} = I_{od} R_s = 1 \text{ ma} \times 0.1 \text{ k}\Omega = 0.15 \text{ volts.}$$

Program Lower Threshold T_{mu} , greater then V_{closed} maintaining

$$V_{CC} >> T_{lt} > V_{closed} > T_{ml} > 0$$

$$T_{lt} > 1.2 V_{closed} > 1.2 \times 0.1 = 0.2 \text{ volts.}$$

Program Minimum Lower Threshold T_{ut} 20% less then V_{open}

$$T_{ml} < 0.8 V_{closed} < 0.8 \times 0.15 = 0.1 \text{ volts.}$$

In general,

$$V_{CC} > T_{mu} > V_{open} > T_{ut}, > T_{lt} > V_{closed} > T_{ml} > 0, \quad T_{ut} - T_{lt} \geq 0.25 \text{ mV for hysteresis configuration}$$

To detect a Short to Vcc, Program Maximum Upper Threshold T_{mu} , where

$$V_{CC} > T_{mu} > V_{loadmax}, \quad \text{where } V_{loadmax} \text{ is the maximum voltage potential on the I/O pin.}$$

To detect a Short to Ground, Program Minimum Lower Threshold T_{ml} , where

$$V_{CC} >> V_{loadmin} > T_{ml}, \quad \text{where } V_{loadmin} \text{ is the minimum voltage potential on the I/O pin.}$$

Consider the following programming options:

Output Programming Examples:

Figure	INPUT/OUTPUT FORMAT 2 bits per channel	Integer	PULL-UP/DOWN Configuration 1 bit per 4-channel bank	Integer	CURRENT FOR SOURCE/SINK One register per 4-channel bank	Integer
1	Output Ch1, High Side Drive	2	without current pull down	X	NO current source	0
1	Output Ch1-4, High Side Drive	170	Ch1-4 with current pull down ¹	14	1 ma	10
1	Output Ch5-8, High Side Drive	43520	Ch5-8 with current pull down ¹	13	2 ma	20
1	Output Ch1-8, High Side Drive	43690	Ch1-8 with current pull down ¹	12	2 ma	20
2	Output Ch1, Low Side Drive	1	without current pull up	X	NO current source	0
2	Output Ch1-4, Low Side Drive	85	Ch1-4 with current pull up ¹	1	1 ma	10
2	Output Ch1-8, Low Side Drive	21845	Ch1-8 with current pull up ¹	3	2 ma	20
3	Output Ch1, Push-Pull	3	Not Applicable – DON'T CARE	X	Not Applicable – DON'T CARE	X

Note 1: Use current source for Wired-OR or other related applications.

OUTPUT CONFIGURATIONS




Figure 1




Figure 2




Figure 3

Input Programming Examples:

Figure	INPUT/OUTPUT FORMAT 2 bits per channel	Integer	PULL-UP/DOWN Configuration 1 bit per 4-channel bank	Integer	CURRENT FOR SOURCE/SINK One register per 4-channel bank	Integer
4	Input Ch1-8, voltage sensing (default)	0	without current source/sink	X	NO current source (default)	0
5	Input Ch1-8, contact sensing	0	Ch1-8 with current pull up	3	1 ma	10
6	Input Ch1-8, contact sensing	0	Ch1-8 with current pull down	12	2 ma	20
7	Input Ch1-8, OPEN line detect, load is current sink	0	Ch1-8 with current pull up	3	0.5 ma	5
6 ¹	Input Ch1-8, OPEN line detect, load is current source	0	Ch1-8 with current pull down	12	0.5 ma Program Max Upper Threshold ² Program Min Lower Threshold ³	5

Notes 1. Figure 6 with 10k ohm resistor nearest load (as in figure 7)

2. $V_{cc} > T_{mu} > I_{od}R_{od}$, where load is current sinking

3. $T_{ml} < V_{cc} - I_{od}R_{od}$, where load is current sourcing

INPUT CONFIGURATIONS




Figure 4




Figure 5




Figure 6




Figure 7

Current for Source/Sink

Program any current from 0 to 5 ma. Programs entire bank; there are 4 channels per bank. For 5ma, enter integer 50. Resolution is 100µa per bit (LSB=100µa). A current value of zero disables the current source/sink circuits and configures for voltage sensing.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
											3.2	1.6	0.8	0.4	0.2	0.1	value in mA (LSB=100µa)
CURRENT	X	X	X	X	X	X	X	X	X	X	D	D	D	D	D	D	D=DATA BIT

Input/Output format

Configure channels in groups of 8. Write integer 0 for input, 1, 2 or 3 for output. While each channel may be programmed for either input or output individually, Pull-up/down Current Configuration must be programmed in four channel banks.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
INPUT/OUTPUT CH 01-08	Ch.08	Ch.07	Ch.06	Ch.05	Ch.04	Ch.03	Ch.02	Ch.01	Ch.00	Ch.00	Ch.00	Ch.00	Ch.00	Ch.00	Ch.00	Ch.00	Channel
INPUT/OUTPUT CH 09-16	Ch.16	Ch.15	Ch.14	Ch.13	Ch.12	Ch.11	Ch.10	Ch.09	Ch.08	Ch.07	Ch.06	Ch.05	Ch.04	Ch.03	Ch.02	Ch.01	Channel
INPUT/OUTPUT	D _H	D _L	D _H	D _L	D _H	D _L	D _H	D _L	D _H	D _L	D _H	D _L	D _H	D _L	D _H	D _L	D=DATA BIT
Integer	D _H	D _L															
0	0	0															Input
1	0	1															Output, Low-side switched, with/without current pull up
2	1	0															Output, High-side switched, with/without current pull down
3	1	1															Output, push-pull

Pull-up/down Current Configuration

Set bit “1”=to configure Bank to Pull-up, or clear bit “0” to configure Bank to Pull-down. Each data bit configures entire bank of 4 channels. Defaults to “1”; pull-up configuration. Register data bits D4 through D15 are “don’t care”: XXXX XXXX XXXX D₃D₂D₁D₀

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
VCC VALUE	X	X	X	X	X	X	X	X	X	X	X	X	D	D	D	D	1=Pull-Up, 0=Pull-Down
D0 configures bank 1, channels 1-4 of that module.																D	Configure Ch.01-04
D1 configures bank 2, channels 5-8 of that module.															D		Configure Ch.05-08
D2 configures bank 3, channels 9-12 of that module.														D			Configure Ch.09-12
D3 configures bank 4, channels 13-16 of that module.													D				Configure Ch.13-16

Examples: Register value is integer:

Register Value	Data Bits				Channel Configuration, Module 1											
	D15-D2				D1	D0	Ch. 9-16				Ch. 5-8				Ch. 1-4	
0	0000 0000 0000 00 --				0	0	Pull-Down				Pull-Down				Pull-Down	
1	0000 0000 0000 00 --				0	1	Pull- Down				Pull-Down				Pull-Up	
2	0000 0000 0000 00 --				1	0	Pull- Down				Pull-Up				Pull-Down	
3	0000 0000 0000 00 --				1	1	Pull- Down				Pull-Up				Pull-Up	

Vcc Value

Read Vcc voltage at input pin per four channel bank. Value is binary 10 bit word, where LSB=100 mv. Whether configured for input or output, user provided Vcc must be wired for proper operation.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
								25.6	12.8	6.4	3.2	1.6	0.8	0.4	0.2	0.1	value in volts (LSB=100mv)
VCC VALUE	X	X	X	X	X	X	X	D	D	D	D	D	D	D	D	D	D=DATA BIT

Reset Over-Current

Write integer “1” to reset all sixteen channels (per module). This register is used to reset disabled channel(s) set to tri-state following an over-current condition. When reset process is complete, processor will write a “0” back to the *Reset Over-Current* register. Card will respond to a Reset command after one second.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
RESET OVER-CURRENT	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	D	D=DATA BIT

Module Design Version

Type: ASCII character (in each upper and lower byte)

Range: N/A

Read/Write: R

Initialized Value: N/A

This register holds module design version in ASCII. For example, ASCII “1” in upper byte and ASCII space in lower byte for Module Design Version “1 ” is together 3120h.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
MODULE SPECIAL SPEC	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT
ASCII “1”								ASCII “ ”									

Module Design Revision

Type: ASCII character (in each upper and lower byte)

Range: N/A

Read/Write: R

Initialized Value: N/A

This register holds module design revision code in ASCII. For example, ASCII “B” in upper byte and ASCII space in lower byte for Module Design Revision “B ” is together 4220h.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
MODULE DESIGN REVISION	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT
ASCII “B”								ASCII “ ”									

Module DSP

Type: binary word

Range: 0 to 65535

Read/Write: R

Initialized Value: N/A

Read register as 16-bit binary word to determine Module DSP revision. For example, 0x000B is revision 12.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
MODULE DSP	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT

Module FPGA

Type: binary word

Range: 0 to 65535

Read/Write: R

Initialized Value: N/A

Read register as 16-bit binary word to determine Module FPGA revision. For example, 0x000B is revision 12.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
MODULE FPGA	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT

Module ID

Type: ASCII character (in each upper and lower byte)

Range: N/A

Read/Write: R

Initialized Value: 4B31h

Read register to determine Module ID in ASCII. For example, find ASCII "K" in upper byte and ASCII "1" in lower byte for Module "K1," together 4B31h.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
MODULE ID	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT
ASCII "K"								ASCII "1"									

Automatic background BIT testing

BIT is always enabled and continually checks that each channel is functional. This capability is accomplished by an additional Test A/D that is incorporated into each 16 channel module. The Test A/D is sequentially connected across each channel and compared against the operational channel. Depending upon configuration, the Input data read or Output logic write of the operational channel and Test A/D must agree or a fault is indicated with the results available in the associated status register. Additional testing is provided to check for Over-current condition. *All four threshold levels must be set for each Input or Output channel to validate BIT testing.* The card will write 55h to the *Test (D2) Register*, every 30 seconds. User can periodically clear the *Test (D2) Register* by writing 00h, waiting 30 seconds then reading the register again to verify that background BIT testing is functioning. Testing is totally transparent to the user, requires no external programming, has no effect on the standard operation of this card and associated status register(s) can be checked or polled at any given time. Enable Interrupts, within any interrupt enable register, by setting the appropriate channel bits to 1.

Status indications

Fault – Channel processing (data read or write logic) is inconsistent with redundant test circuit. Status (bit is set) is indicated within 15 seconds. A fault is latched until read. (Testing takes approx. 1 second per channel)

Over-current – If over-current or overload condition is sensed, status is indicated (bit is set) within 80µs.

Max High Threshold – If the signal exceeds this threshold, status is indicated (bit is set) within 40µs.

Min Low Threshold – If the signal falls below this threshold, status is indicated (bit is set) within 40µs.

Lo-Hi Transition – If a Lo to High transition is sensed, status is indicated (bit is set) within 40µs.

Hi-Low Transition – If a High to Low transition is sensed, status is indicated (bit is set) within 40µs.

Mid-Range – When the signal is in-between the Upper and Lower thresholds, status is indicated (bit set) within 40µs.

When status is "indicated," or bit is "set," bit value is logic "1." Reading will reset (or unlatch) Status Register.

	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
--	-----	-----	-----	-----	-----	-----	----	----	----	----	----	----	----	----	----	----

Status Fault	Ch.16	Ch.15	Ch.14	Ch.13	Ch.12	Ch.11	Ch.10	Ch.9	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1
Status Over-Current	Ch.16	Ch.15	Ch.14	Ch.13	Ch.12	Ch.11	Ch.10	Ch.9	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1
Status Max Hi Threshold	Ch.16	Ch.15	Ch.14	Ch.13	Ch.12	Ch.11	Ch.10	Ch.9	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1
Status Min Lo Threshold	Ch.16	Ch.15	Ch.14	Ch.13	Ch.12	Ch.11	Ch.10	Ch.9	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1
Status Mid-Range	Ch.16	Ch.15	Ch.14	Ch.13	Ch.12	Ch.11	Ch.10	Ch.9	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1
Status Lo-Hi Transition	Ch.16	Ch.15	Ch.14	Ch.13	Ch.12	Ch.11	Ch.10	Ch.9	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1
Status Hi-Lo Transition	Ch.16	Ch.15	Ch.14	Ch.13	Ch.12	Ch.11	Ch.10	Ch.9	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1
Interrupt Fault Enable	Ch.16	Ch.15	Ch.14	Ch.13	Ch.12	Ch.11	Ch.10	Ch.9	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1
Interrupt Over-Current Enable	Ch.16	Ch.15	Ch.14	Ch.13	Ch.12	Ch.11	Ch.10	Ch.9	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1
Interrupt Max Hi Threshold Enable	Ch.16	Ch.15	Ch.14	Ch.13	Ch.12	Ch.11	Ch.10	Ch.9	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1
Interrupt Min Lo Threshold Enable	Ch.16	Ch.15	Ch.14	Ch.13	Ch.12	Ch.11	Ch.10	Ch.9	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1
Interrupt Mid-Range Enable	Ch.16	Ch.15	Ch.14	Ch.13	Ch.12	Ch.11	Ch.10	Ch.9	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1
Interrupt Lo-Hi Enable	Ch.16	Ch.15	Ch.14	Ch.13	Ch.12	Ch.11	Ch.10	Ch.9	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1
Interrupt Hi-Lo Enable	Ch.16	Ch.15	Ch.14	Ch.13	Ch.12	Ch.11	Ch.10	Ch.9	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1

Status Interrupt Enable

Set the bit to enable interrupts for the corresponding channel monitored.

When status is “indicated,” or bit is “set,” bit value is logic “1.” Reading will reset (or unlatch) Status Register.

	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Status Fault	Ch.16	Ch.15	Ch.14	Ch.13	Ch.12	Ch.11	Ch.10	Ch.9	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1
Status Over-Current	Ch.16	Ch.15	Ch.14	Ch.13	Ch.12	Ch.11	Ch.10	Ch.9	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1
Status Max Hi Threshold	Ch.16	Ch.15	Ch.14	Ch.13	Ch.12	Ch.11	Ch.10	Ch.9	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1
Status Min Lo Threshold	Ch.16	Ch.15	Ch.14	Ch.13	Ch.12	Ch.11	Ch.10	Ch.9	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1
Status Mid-Range	Ch.16	Ch.15	Ch.14	Ch.13	Ch.12	Ch.11	Ch.10	Ch.9	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1
Status Lo-Hi Transition	Ch.16	Ch.15	Ch.14	Ch.13	Ch.12	Ch.11	Ch.10	Ch.9	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1
Status Hi-Lo Transition	Ch.16	Ch.15	Ch.14	Ch.13	Ch.12	Ch.11	Ch.10	Ch.9	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1
Interrupt Fault Enable	Ch.16	Ch.15	Ch.14	Ch.13	Ch.12	Ch.11	Ch.10	Ch.9	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1
Interrupt Over-Current Enable	Ch.16	Ch.15	Ch.14	Ch.13	Ch.12	Ch.11	Ch.10	Ch.9	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1
Interrupt Max Hi Threshold Enable	Ch.16	Ch.15	Ch.14	Ch.13	Ch.12	Ch.11	Ch.10	Ch.9	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1
Interrupt Min Lo Threshold Enable	Ch.16	Ch.15	Ch.14	Ch.13	Ch.12	Ch.11	Ch.10	Ch.9	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1
Interrupt Mid-Range Enable	Ch.16	Ch.15	Ch.14	Ch.13	Ch.12	Ch.11	Ch.10	Ch.9	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1
Interrupt Lo-Hi Enable	Ch.16	Ch.15	Ch.14	Ch.13	Ch.12	Ch.11	Ch.10	Ch.9	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1
Interrupt Hi-Lo Enable	Ch.16	Ch.15	Ch.14	Ch.13	Ch.12	Ch.11	Ch.10	Ch.9	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1

S/D (MODULE S)

This S/D measurement design has the capability to automatically shift to higher bandwidths when high acceleration events are encountered. There is not data latency. The shifting is smooth and continuous with no glitches. Tracking rates are only limited to bandwidth restrictions, up to 150 RPS, at 16-bit resolution. Both a software and hardware LATCH feature is provided to permit the user to read all channels at the same time.

Reading will unlatch that channel. The angle alert monitors each channel for the programmed angle difference and sets an interrupt as soon as that threshold is reached. Thus, no polling of the


angle registers is required until an angle has reached the specified difference. The use of Type II servo loop processing techniques enables tracking, at full accuracy, up to the specified rate. A step input will not cause any hang-up condition. Intermediate transparent latches, on all angle and velocity outputs, assure that valid data is always available. Our synthetic reference compensates for $\pm 60^\circ$ phase shifts, thus eliminating the need for individual compensation networks.

The (D2) Test initiates automatic background BIT testing. Each channel is checked every 5° to a testing accuracy of 0.05° and each Signal and Reference is always monitored. Any failure triggers an Interrupt (if enabled) and the results are available in Status Registers. The testing is totally transparent to the user, requires no external programming, has no effect on the standard operation of the card, and can be enabled or disabled via the bus.

The (D3) Test initiates a BIT test that disconnects all channels from the outside world and connects them across an internal stimulus that generates and tests 72 different angles to a test accuracy of 0.05° . Results can be read from registers and external reference is not required. Any failure triggers an Interrupt (if enabled). The testing requires no external programming, and can be initiated or stopped via the bus.

The (D0) Test is used to check the card and the VME interface. All channels are disconnected from the outside world, allowing the user to write any number of input angles to the card and then to read the data from the interface. External reference is not required.

NOTE: Special consideration must be exercised when Synchro/Resolver (S/R) or LVDT/RVDT (L/R) measurement functions are required. In either case, if S/R or L/R measurement is required, slots 4, 5 and 6 must be dedicated to that particular function. S/R or L/R measurement cannot be mixed together, or mixed with any other module type. For 4 channel requirements, slot 4 will be populated. For 8 channel requirements, slot 4 and 5 will be populated. The remaining third slot must remain unused. The other three slots 1 2 and 3 can be used for a mix of A/D, D/A, I/O or other, but never S/R or L/R function.



S/D (FIXED SLOTS 4, 5 AND 6) MEMORY MAP

300	Ch.1 Data Hi	R	33C	Two-Speed Lock-Loss	R	380	Ch.2 Data Lo	R
302	Ch.2 Data Hi	R	33E	Synchro / Resolver	R/W	382	Ch.4 Data Lo	R
304	Ch.3 Data Hi	R	340	Active Channels	R/W	384	Ch.6 Data Lo	R
306	Ch.4 Data Hi	R	346	Latch	W	386	Ch.8 Data Lo	R
308	Ch.5 Data Hi	R	348	Ch.1 Velocity Scale	R/W	3C0	Module Design Version ¹	R
30A	Ch.6 Data Hi	R	34A	Ch.2 Velocity Scale	R/W	3C2	Module Design Revision ¹	R
30C	Ch.7 Data Hi	R	34C	Ch.3 Velocity Scale	R/W	3C4	Module DSP ¹	R
30E	Ch.8 Data Hi	R	34E	Ch.4 Velocity Scale	R/W	3C6	Module FPGA 1 ¹	R
310	Ch.1 Velocity	R	350	Ch.5 Velocity Scale	R/W	3C8	Module FPGA 2 ¹	R
312	Ch.2 Velocity	R	352	Ch.6 Velocity Scale	R/W	3CE	Module ID Slot 4	R
314	Ch.3 Velocity	R	354	Ch.7 Velocity Scale	R/W	3D0	BIT Status Ch.1-8	R
316	Ch.4 Velocity	R	356	Ch.8 Velocity Scale	R/W	3D2	Signal Status Ch.1-8	R
318	Ch.5 Velocity	R	358	(A & B) res. Ch.1	R/W	3D4	Reference Status Ch.1-8	R
31A	Ch.6 Velocity	R	35A	(A & B) res. Ch.2	R/W	3D6	Angle Δ Alert Ch.1-8	R
31C	Ch.7 Velocity	R	35C	(A & B) res. Ch.3	R/W	3E8	BIT Status Interrupt Enable Ch.1-8	R/W
31E	Ch.8 Velocity	R	35E	(A & B) res. Ch.4	R/W	3EA	Signal Status Interrupt Enable Ch.1-8	R/W
320	Ratio Ch.2 / Ch.1	R/W	360	(A & B) res. Ch.5	R/W	3EC	Reference Status Intr Enable Ch.1-8	R/W
322	Ratio Ch.3 / Ch.4	R/W	362	(A & B) res. Ch.6	R/W	3EE	Angle Δ Alert Interrupt Enable Ch.1-8	R/W
324	Ratio Ch.5 / Ch.6	R/W	364	(A & B) res. Ch.7	R/W	4C0	Module Design Version ¹	R
326	Ratio Ch.7 / Ch.8	R/W	366	(A & B) res. Ch.8	R/W	4C2	Module Design Revision ¹	R
328	Ch.1 Angle Δ	R/W	368	Reserved		4C4	Module DSP ¹	R
32A	Ch.2 Angle Δ	R/W	36A	Reserved		4C6	Module FPGA 1 ¹	R
32C	Ch.3 Angle Δ	R/W	36C	Reserved		4C8	Module FPGA 2 ¹	R
32E	Ch.4 Angle Δ	R/W	36E	Reserved		4CE	Module ID Slot 5	R
330	Ch.5 Angle Δ	R/W	370	Reserved		5C6	Module Design Revision ¹	R
332	Ch.6 Angle Δ	R/W	372	Reserved		5C8	Module Design Revision ¹	R
334	Ch.7 Angle Δ	R/W	374	Reserved		5CA	Module DSP	R
336	Ch.8 Angle Δ	R/W	376	Reserved		5CC	Module FPGA	R
338	Angle Init	R/W	378	Reference Frequency	R	5CE	Module ID Slot 6	R
33A	D0 Test Angle	W	37A	Reference Voltage	R			

Note: 1. As of July 2005

Data

Date Hi Type: 16 bit unsigned integer

Date Hi & Lo Type: 24 bit unsigned integer (Multi-Speed Applications)

Range: 0 to 359.9945 degrees

Read/Write: R

For Single Speed (Ratio=1) applications, read *Data High* register of that channel. For Multi-Speed applications, read *Data High* register of the even channel (2 or 4) for that pair where 16-bit resolution is required. LSB is approximately 0.0055 degrees.

For better than 16-bit resolution Multi-Speed requirements, use *Data High* and *Data Low* registers combined to determine measured angle with up to 24-bit resolution. First read *Data High* word, then *Data Low* word. Data high word, when read, latches low word. Data Low word, when read, unlatches data. LSB is dependant upon Ratio. A gear ratio of 256 provides for a 24-bit resolution, a ratio of 128 provides for a 23-bit resolution, and so on.. The N-speed information (Multi-Speed, Fine) from the synchro should be connected to the even channel of that pair. The pairs are defined as Ch.1 & 2 and Ch.3 & 4. NOTE: Per bit angle values in below table are approximate.

DATA HIGH REGISTER																DATA LOW REGISTER															
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
180	90	45	22.5	11.2	5.62	2.81	1.40	.703	.352	.176	.088	.044	.022	.011	.0055	.00274	.00137	.00068	.00034	.00017	.00008	.00004	.00002	X	X	X	X	X	X	X	X
D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	X	X	X	X	X	X	X	X

Velocity

Type: 16 bit 2's complement word

Range: 0x7FFF maximum CW rotation to 0x8000 maximum CCW

Read/Write: R

Initialized Value: N/A

Read Velocity Registers of each channel as a 2's complement word, with 7FFFh being maximum CW rotation, and 8000h being maximum CCW rotation.

When max. velocity is set to 152.5878 RPS, an actual speed of 10 RPS CW would be read as 0863h.
 When max. velocity is set to 152.5878 RPS, an actual speed of 10 RPS CCW would be read as F79Ch.
 When max. velocity is set to 50.8626 RPS, an actual speed of 10 RPS CW would be read as 192Ah.
 When max. velocity is set to 50.8626 RPS, an actual speed of 10 RPS CCW would be read as E6D5h.

To convert a velocity word to RPS: **Velocity in RPS = Maximum x Output / Full Scale**

If Velocity Output were E6D5h, and maximum velocity were 50.8626 RPS, then

$$\text{Velocity in RPS} = 50.8626 \times \text{E6D5h} / 32,768 = 50.8626 \times -6,442 / 32,768 = -10 \text{ RPS}$$

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
VELOCITY	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT, 2's Complement

Ratio

Type: 16 bit unsigned integer

Range: 1 to 255

Read/Write: R/W

Initialized Value: 1 (Single-Speed)

Enter the desired ratio, as an integer number, in the *Ratio* Register corresponding to the pair of channels to be used for a two-speed, or multi-speed configuration. Example, 36:1 = integer 36. Default is for single speed applications where Ratio = 1.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
RATIO	X	X	X	X	X	X	X	X	D	D	D	D	D	D	D	D	D=DATA BIT

Angle Δ

Type: 16-bit unsigned integer

Range: 0.05 to 180 degrees

Read/Write: R/W

Initialized Value: 0

Enter the minimum differential angle to associated channel *Angle Δ* register required to trigger an angle change alert. See [Angle Δ Alert](#) register description for details. MSB=180°; minimum differential is 0.05°.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
	180	90	45	22.5	11.2	5.62	2.81	1.40	.703	.352	.176	.088	.044	.022	.011	.0055	approximate value
ANGLE Δ	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT (Degrees)

Angle Δ Initiate

Type: binary word

Range: N/A

Read/Write: R/W

Initialized Value: 0

Set the bit corresponding to each channel to be monitored for angle change alert. Set bit to "1" for monitoring channels and clear bit to "0" for those not used.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
ANGLE INITIATE	X	X	X	X	X	X	X	X	Ch8	Ch7	Ch6	Ch5	Ch4	Ch3	Ch2	Ch1	CHANNEL ENABLE BIT

Active Channels

Type: binary word

Range: N/A

Read/Write: R/W

Initialized Value: N/A

Set the bit corresponding to each channel to be monitored during BIT testing in the *Active Channel* register. Set bit to "1" for active channels and clear bit to "0" for those not used. Omitting this step will produce false alarms, because unused channels will set faults.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
ACTIVE CHANNEL	X	X	X	X	X	X	X	X	Ch8	Ch7	Ch6	Ch5	Ch4	Ch3	Ch2	Ch1	CHANNEL ENABLE BIT

Latch

Type: 16 bit unsigned integer

Range: 0 or 2

Read/Write: R

Initialized Value: 0

Writing the integer 2 to the *Latch* register will cause all the channels to be latched. Reading a particular channel will disengage the latch for that channel. Writing a 0 to this register will disengage latch on all channels.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
LATCH	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT

Test Angle

Type: 16-bit unsigned integer

Range: 0 to 359.9945 degrees

Read/Write: W

Initialized Value: 30°

Enter the D0 test angle as per table.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
	180	90	45	22.5	11.2	5.62	2.81	1.40	.703	.352	.176	.088	.044	.022	.011	.0055	approximate value
TEST ANGLE	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT (Degrees)

Two Speed Lock-Loss

Type: binary word

Range: N/A

Read/Write: R

Initialized Value: N/A

When two Synchros are geared to each other, either electrically or mechanically, in order to achieve higher accuracy the misalignment of the Coarse and Fine Synchros must not exceed 90°/gear ratio or the digital angle output may not be valid. Should this problem occur within a given channel pair, the corresponding bit in the *Two-Speed Lock-Loss* register will be set to "0".

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
LATCH	X	X	X	X	X	X	X	X	X	7/8	X	5/6	X	¾	X	½	CHANNEL PAIR

Velocity Scale

Type: 16 bit unsigned integer

Range: 9.5367 RPS to 152.5878 RPS

Read/Write: R/W

Initialized Value: N/A

The velocity scale factor is used to achieve a greater resolution at lower rotational speeds (RPS). The scale factor is: **4095(152.5878RPS/max RPS)**, where the max RPS is selected by the user to achieve the maximum resolution for a desired RPS. Enter the scale factor as an integer to the corresponding *Velocity Scale* register for that particular channel.

To scale the Max Velocity word for 152.5878 RPS, set Velocity Scale Factor = 4095 (max velocity word of +32,767 (7FFFh) being 152.5878 RPS for CW rotation, and -32,768 (8000h) being 152.5878 RPS for CCW rotation).

Scaling effects only the Velocity output word and not the dynamic performance.

To get a maximum velocity word (32,767) @ 152.5878 RPS, Scale Factor = 4095(152.5878/152.5878) = 4095 = 0FFFh;

This results in a velocity resolution of: (152.5878 RPS/32,767) x 360°/RPS = 1.676°/sec (factory default)

To get a maximum velocity word (32,767) @ 50.8626 RPS, Scale Factor = 4095(152.5878/50.8626) = 12,285 = 2FFDh);

This is a velocity resolution of: (50.8626 RPS/32,767) x 360°/RPS = 0.5588°/sec

For 9.5367 RPS max, Scale Factor = 4095(152.5878/9.5367) = 65,520 = FFF0h; 0.10477 °/sec res. (lowest setting)

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
VELOCITY SCALE	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT

A & B Resolution

Type: binary word

Range: N/A

Read/Write: R/W

Initialized Value: N/A

Individually configure encoder output resolution or commutation for each channel.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
A & B RESOLUTION	D	X	X	X	X	X	X	X	X	X	X	X	X	D	D	D	D=DATABIT
Integer 0	0													0	0	0	16 bit Encoder Resolution
Integer 1	0													0	0	1	15 bit Encoder Resolution
Integer 2	0													0	1	0	14 bit Encoder Resolution
Integer 3	0													0	1	1	13 bit Encoder Resolution
Integer 4	0													1	0	0	12 bit Encoder Resolution
Integer 32768	1													0	0	0	4 Pole Commutation
Integer 32769	1													0	0	1	6 Pole Commutation
Integer 32770	1													0	1	0	8 Pole Commutation

Synchro / Resolver

Type: binary word

Range: N/A

Read/Write: R/W

Initialized Value: N/A

Individually configure each channel for Synchro=1 or Resolver=0 measurement.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
SYNCHRO / RESOLVER	X	X	X	X	X	X	X	X	Ch8	Ch7	Ch6	Ch5	Ch4	Ch3	Ch2	Ch1	CHANNEL BIT

Reference Frequency

Type: 16-bit unsigned integer

Range: 360 to 10,000 Hz

Read/Write: R/W

Initialized Value: N/A (S/R or L/R module Dependant)

Program Reference Frequency, where LSB is 1 Hz. For Example, 400 Hz = 0000 0001 1001 0000. Reference Module is Optional.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
	-	8192	4096	4096	2048	1024	512	256	128	64	32	16	8	4	2	1	approximate value
FREQUENCY	X	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT (Hz)

Reference Voltage

Type: 16-bit unsigned integer

Range: 2.0 to 28.0 Vrms

Read/Write: R/W

Initialized Value: N/A (S/R or L/R module Dependant)

Program Reference Voltage, where LSB is 0.1 Vrms. For Example, 26.1 Vrms = 0000 0001 0000 0101. Reference Module is Optional.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
	-	-	-	-	-	-	-	25.6	12.8	6.4	3.2	1.6	.8	.4	.2	.1	approximate value
VOLTAGE	X	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT (Vrms)

Module Design Version

Type: ASCII character (in each upper and lower byte)

Range: N/A

Read/Write: R

Initialized Value: N/A

This register holds module design version in ASCII. For example, ASCII “1” in upper byte and ASCII space in lower byte for Module Design Version “1 ” is together 3120h.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
MODULE SPECIAL SPEC	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT
ASCII “1”								ASCII “ ”									

Module Design Revision

Type: ASCII character (in each upper and lower byte)

Range: N/A

Read/Write: R

Initialized Value: N/A

This register holds module design revision code in ASCII. For example, ASCII “B” in upper byte and ASCII space in lower byte for Module Design Revision “B ” is together 4220h.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
MODULE DESIGN REVISION	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT
ASCII “B”								ASCII “ ”									

Module DSP

Type: binary word

Range: 1 to 65535

Read/Write: R

Initialized Value: N/A

Read register as 16-bt binary word to determine Module DSP revision. For example, 0x000B is revision 12.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
MODULE DSP	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT

Module FPGA

Type: binary word

Range: 1 to 65535

Read/Write: R

Initialized Value: N/A

Read register as 16-bt binary word to determine Module FPGA revision. For example, 0x000B is revision 12.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
MODULE FPGA	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT

Module ID

Type: ASCII character (in each upper and lower byte)

Range: N/A

Read/Write: R

Initialized Value: 5331h

Read register to determine Module ID in ASCII. For example, find ASCII “S” in upper byte and ASCII “1” in lower byte, for Module “S1,” together 5331h. Slot 4 will be populated with an “S1” module for 4 or 8 channel applications. Slot 5 will be populated with an “S1” only in 8 channel applications. Slot 6 will be unused “Z0”.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
MODULE ID	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT
ASCII “S”								ASCII “1”									

BIT Status

Type: binary word

Range: 0 to 15

Read/Write: R

Initialized Value: 0

Check the corresponding bit for a channel's Built-In-Test (BIT) Status. Channel Status Data bit (Chn, where n is 1, 2, 3 or 4) is fail, high true, and indicates that the channel is not operating spec compliant. Status is latched. Reading any status bit will unlatch the entire register. BIT Status is part of background testing and the status register may be checked or polled at any given time.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
BIT STATUS	X	X	X	X	X	X	X	X	Ch8	Ch7	Ch6	Ch5	Ch4	Ch3	Ch2	Ch1	CHANNEL STATUS BIT

Signal Status

Type: binary word

Range: N/A

Read/Write: R

Initialized Value: 0

Check the corresponding bit for a channel's Signal Status. Status data bit is fail high true and indicates each a Signal input loss to that channel. Signal Loss is indicated after 2 seconds. Signal input monitoring is disabled during D3 or D0 Test. Any Signal Status failure, transient or intermittent will latch the *Signal Status* register. Reading any status bit will unlatch the entire register. Signal Status is part of background testing and the status register may be checked or polled at any given time. When Status Interrupt is enabled, Status Interrupt is reported through the Open Status Interrupt Vector in the General Use Memory Map.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
SIGNAL STATUS	X	X	X	X	X	X	X	X	Ch8	Ch7	Ch6	Ch5	Ch4	Ch3	Ch2	Ch1	CHANNEL STATUS BIT

Reference Status

Type: binary word

Range: N/A

Read/Write: R

Initialized Value: 0

Check the corresponding bit for a channel's Reference Status. Status data bit is fail high true and indicates each a Reference input loss to that channel. Signal and/or Reference Loss is indicated after 2 seconds. Signal and Reference input monitoring is disabled during D3 or D0 Test. Any Reference Status failure, transient or intermittent will latch the *Reference Status* register. Reading any status bit will unlatch the entire register. Reference Status is part of background testing and the status register may be checked or polled at any given time. When Status Interrupt is enabled, Status Interrupt is reported through the Over-Current Status Interrupt Vector in the General Use Memory Map.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
REFERENCE STATUS	X	X	X	X	X	X	X	X	Ch8	Ch7	Ch6	Ch5	Ch4	Ch3	Ch2	Ch1	CHANNEL STATUS BIT

Angle Δ Alert

Type: binary word

Range: 0 to 15

Read/Write: R

Initialized Value: 0

Check the corresponding bit for a channel's Angle Δ Alert Status. Angle Δ Alert Status Data bit (Chn, where n is 1 to 8) is fail, high true, and indicates that the angle position of that channel has exceeded the minimum differential angle specified in the [Angle Δ](#) register. Status is latched. Reading any status bit will unlatch the entire register. Angle Change Alert part of background testing and the status register may be checked or polled at any given time. When Status Interrupt is enabled, Status Interrupt is reported through the Max-Hi Threshold Status Interrupt Vector in the General Use Memory Map.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
ANGLE Δ ALERT	X	X	X	X	X	X	X	X	Ch8	Ch7	Ch6	Ch5	Ch4	Ch3	Ch2	Ch1	CHANNEL STATUS BIT

BIT Status Interrupt Enable

Type: binary word

Range: 0 to 15

Read/Write: R/W

Initialized Value: 0

Set the bit to enable interrupts for the corresponding channel. When enabled, a non-compliant channel will trigger an interrupt. Default is 0 to disable all channels.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
BIT STATUS INTR ENA	X	X	X	X	X	X	X	X	Ch8	Ch7	Ch6	Ch5	Ch4	Ch3	Ch2	Ch1	INTERRUPT ENABLE

Signal Status Interrupt Enable

Type: binary word

Range: N/A

Read/Write: R/W

Initialized Value: 0

Set the bit to enable interrupts for the corresponding channel. When enabled, a signal (open) status (signal or reference input loss) will trigger an interrupt. Default is 0 to disable all channels. When Status Interrupt is enabled, Status Interrupt is reported through the Open Status Interrupt Vector in the General Use Memory Map.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
SIGNAL STATUS INTERRUPT ENABLE	X	X	X	X	X	X	X	X	Ch8	Ch7	Ch6	Ch5	Ch4	Ch3	Ch2	Ch1	INTERRUPT ENABLE

Reference Status Interrupt Enable

Type: binary word

Range: N/A

Read/Write: R/W

Initialized Value: 0

Set the bit to enable interrupts for the corresponding channel. When enabled, a signal (open) status (signal or reference input loss) will trigger an interrupt. Default is 0 to disable all channels. When Status Interrupt is enabled, Status Interrupt is reported through the Over-Current Status Interrupt Vector in the General Use Memory Map.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
REFERENCE STATUS INTERRUPT ENABLE	X	X	X	X	X	X	X	X	Ch8	Ch7	Ch6	Ch5	Ch4	Ch3	Ch2	Ch1	INTERRUPT ENABLE

Angle Δ Alert Interrupt Enable

Type: binary word

Range: 0 to 15

Read/Write: R/W

Initialized Value: 0

Set the bit to enable interrupts for the corresponding channel. When enabled, an angle Δ alert will trigger an interrupt. Default is 0 to disable all channels. When Status Interrupt is enabled, Status Interrupt is reported through the Max-Hi Threshold Status Interrupt Vector in the General Use Memory Map.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
ANGLE Δ INTR ENA	X	X	X	X	X	X	X	X	Ch8	Ch7	Ch6	Ch5	Ch4	Ch3	Ch2	Ch1	INTERRUPT ENABLE

GENERAL USE REGISTER MEMORY MAP

The registers of this memory map apply to the complete card. The *Test Enable* and related registers affect all modules unless otherwise specified. BIT tests are module dependant. See module description for details.

MEMORY MAP

600	Part number	R	61A	Test (D2) verify	R/W	636	Generation	R
602	Serial number	R	61E	Latch All A/Ds ¹	R/W	638	Special Spec	R
604	Date Code	R	620	A/D D0 Test Range ¹	R/W	63A	Interrupt Level	R/W
606	Rev. Level, PCB	R	622	A/D D0 Test Voltage ¹	R/W	63C	Interrupt Vector, BIT	R/W
608	Rev. Level, Processor 1	R	624	D/A Reset to Zero ²	R/W	63E	Interrupt Vector, Open ³	R/W
60A	Rev. Level, Processor 2	R	626	D/A Retry Overload ²	R/W	640	Interrupt Vector, Over-current ⁴	R/W
60C	Rev. Level, VME FPGA	R	628	D/A Reset Overload ²	R/W	642	Interrupt Vector, Max High Threshold ⁵	R/W
60E	Rev. Level, FPGA 1	R	62A	D/A Override ²	R/W	644	Interrupt Vector, Min Low Threshold	R/W
610	Rev. Level, FPGA 2	R	62C	Reference Design Version ⁶	R	646	Interrupt Vector, Mid-Range	R/W
612	Board Ready	R	62E	Reference Design Revision ⁶	R	648	Interrupt Vector, Lo->Hi Transition	R/W
614	Watchdog Timer	R/W	630	Design Version ⁶	R	64A	Interrupt Vector, Hi->Lo Transition	R/W
616	Soft reset	W	632	Platform	R			
618	Test Enable	R/W	634	Model	R			

Address to General Use Registers has NO MODULE OFFSET.

ALL ADDRESS NOT SPECIFIED THROUGH 7FF HEX IS RESERVED.

Note: 1. Only affects A/D Modules.
2. Only affects D/A Modules.
3. Open is Signal Status for SD modules
4. Over-Current is Reference Status for SD modules
5. Max High Threshold id Angle Δ Alert for SD modules
6. As of July 2005

Part Number

is read as a 16 bit binary word. A unique 16 bit code is assigned to each model number.

Serial Number

is read as a 16 bit binary word.

Date Code

Read as a decimal number. The four digits represent YYWW (Year, Year, Week, Week)

Revisions

Read as a 16 bit binary word

Board Ready

Poll register. Board is ready to be accessed **only after** you read "AA55". (usually within 1 second after board power-on, but could be longer). Following a soft reset, board ready continues to indicate 0xAA55 until approx 150ms have elapsed. After that time the card is undergoing reset and the register indicates 0x0000. Following a soft reset, wait 200ms before polling Board Ready. About 1s later, the register indicates 0xAA55 which is board ready. You may proceed with read/write/coding activity after that change.

Watchdog timer

This feature monitors the watchdog timer register. When it detects that a code has been received, that code will be inverted within 100 μ Sec. The inverted code stays in the register until replaced by a new code. After 100 μ Sec. elapse, look for the inverted code to confirm that the processor is operating.

Soft reset

Soft Reset is Level sensitive. Writing a "1" initiates and holds software in reset state; then writing "0" initiates reboot (depending upon configuration, takes up to 3 seconds). This function is equivalent to a power-on reset where all parameters are reset to their default condition.

Test Enable

Set bit to enable associated Built-In Self Test D3, D2, or D0. Each test affects each Module Type differently. See the [individual module](#) section for test description(s).

Write “1” to D2 to initiate automatic background BIT testing. Card will (every 30 seconds) write 55h at *Test (D2) verification* register when D2 is enabled. User can periodically clear to 00h and then read *Test (D2) verification* register again, after 30 seconds, to verify that background bit testing is activated. D3 test cycle is completed within 45 seconds and results can be read from the associated status registers when D3 changes from “1” to “0”. Any failure triggers an Interrupt (if enabled). All testing requires no external programming and is initiated by writing “1” or terminated by writing “0”.

	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Test Enable	X	X	X	X	X	X	X	X	X	X	X	X	D3	D2	X	D0

Test (D2) Verify

Card will (every 30 seconds) write 55h at *Test (D2) Verification* register when (D2) is enabled. User can periodically clear to 00h and then read again, after 30 seconds, to verify that background bit testing is activated.

Latch All A/Ds

Latch all A/D channels by writing “1” to D1 of Latch register. Write “0” to unlatch all channels.

A/D D0 Test Range

Specify voltage range for A/D module under test. D0 test is performed only on A/D modules. Enter per table.

NOTE: for Current Measurement Module C3, enter up to 2.5V for 25mA FS, unipolar selection only.

REGISTER	D15	D1	D1	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0		
A/D D0 TEST RANGE	X	X	X	X	X	X	X	X	X	X	X	D	D	D	D	D		
MODULE RANGE																		
												C4	C1 & C2					
												50.0 V	40.0 V	*	1	0	1	0
												25.0 V	20.0 V	*	1	0	0	1
												12.5 V	10.0 V	*	0	0	0	0
												6.25 V	5.00 V	*	0	0	0	1
												3.125V	2.50 V	*	0	0	1	0
											1.5625 V	1.25 V	*	0	0	1	1	
											0.78125 V	0.625 V	*	0	1	0	0	

* For bipolar/unipolar selection, program D4 as "0" for unipolar and "1" for bipolar.

A/D D0 Test Voltage

Specify voltage to be applied by D0 test to A/D module under test. D0 test is performed only on A/D modules. If using bi-polar mode, write 16 bit 2's complement word (7FFFh=+FS, 8000h=-FS). If using uni-polar mode, write 16 bit binary word (range: 0 to FFFFh=FS).

Example 1: if using uni-polar mode with 10v range, enter 8000h for 5v test voltage.

Example 2: if using bi-polar mode with 10v range, enter 4000h for 5v test voltage. Enter C000h for -5v.

D/A Reset to Zero

Write “1” to drive all D/A outputs to zero. When complete, *D/A Reset to Zero* register will be automatically set to “0”.

D/A Retry Overload

Write "1" to *D/A Retry overload* register to enable all channels (board wide) whose outputs were previously set to zero because of an overload condition. If an overload condition still exists, the channel output(s) will again be set to zero. While enabled, all overloaded channel outputs will be again be reset approximately every second. Default is "0".

D/A Reset Overload

This register is used to reset all channels whose outputs were previously set to zero because of an overload. If an overload condition still exists, channel output(s) will again be set to zero. Channel output reset will occur one time only. *D/A Reset overload* register is be automatically reset to 0 after channel output reset activity is complete. Card will attempt to reset channel output(s) once for every time “1” is written to the register.

D/A Override

Write “1” at *Override* register to turn ON all overloaded outputs, short life condition.

Reference Design Version

The register holds reference design version in ASCII. For example, design version 1 would be ASCII “1” is in upper byte and ASCII “space” in lower byte, together 3120h.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
MODEL	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT
ASCII “1”								ASCII “ ”									

Reference Design Revision

The register holds reference design revision in ASCII. For example, design revision A1 would be ASCII “1” is in upper byte and ASCII “space” in lower byte, together 4131h.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
MODEL	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT
ASCII “A”								ASCII “1”									

Design Version

The register holds product design version in ASCII. For example, design version 1 would be ASCII “1” is in upper byte and ASCII “space” in lower byte, together 3120h.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
MODEL	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT
ASCII “1”								ASCII “ ”									

Platform

This register holds VME platform code “64” in ASCII. Find ASCII “6” is in upper byte and ASCII “4” in lower byte, together 3634h.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
PLATFORM	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT
ASCII “6”								ASCII “4”									

Model

The register holds product model code “C” in ASCII. Find ASCII “C” is in upper byte and ASCII “space” in lower byte, together 4320h.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
MODEL	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT
ASCII “C”								ASCII “ ”									

Generation

This register holds product generation code “1” in ASCII. Find ASCII “1” is in upper byte and ASCII “space” in lower byte, together 3120h.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
GENERATION	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT
ASCII “1”								ASCII “ ”									

Special Spec

This register holds product special specification code in ASCII. Find ASCII space used for none where ASCII "space" is in upper and lower bytes, together 2020h.

REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
SPECIAL SPEC	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D=DATA BIT
	ASCII " "								ASCII " "								

Interrupt Levels

Write a 16-bit binary number to the *Interrupt Level Register*; 0= no interrupt; 1-7 indicates priority levels. Any fault will latch the *Status Registers* and trigger an Interrupt (if enabled.) Reading will unlatch registers. When a status bit changes before registers are read, the status change will be held in background (an interrupt is not generated) until the registers are read. After reading, registers will be updated with the background data within 250ms. The Interrupt service routine should read the associated status register to unlatch data so additional faults will trigger another Interrupt.

Interrupts Vector

Enter vector address to interrupt service routine. Write 8 bit word (0-255).

FRONT AND REAR PANEL CONNECTORS


Front Panel Connectors J1 & J2 (AMP 748483-5 ; Mate AMP 748368-1), Rear P2 and P0
In row Z of P2, all even numbered pins are connected to analog ground

DO NOT CONNECT TO ANY UNDESIGNATED (NC) PINS

REFERENCE OUTPUT

Front Panel, for Synchro/Resolver Measurement: Rhi Out J2 pin 33, Rlo Out J2 pin 72.

Rear Panel, for Synchro/Resolver Measurement: Rhi Out P2 pin 25z, Rlo Out P2 pin 27z.



J1, J2 Front Panel Connector - See pinout following

SLOT 1

J1	P2	AD/DA	DA (J7)	RTD	Discrete	TTL	Signal	S/D	Differential
1	25a	M1Ch01 H	M1Ch01 H	M1Ch01 EX H	M1Ch01	M1Ch01	NC	M1Ch01 S1	M1Ch01 H
21	26a	M1Ch01 L	M1Ch01 L	M1Ch01 EX L	M1Ch02	M1Ch02	NC	M1Ch01 S3	M1Ch01 L
2	27a	M1Ch02 H	NC	M1Ch01 Sig H	M1Ch03	M1Ch03	NC	M1Ch01 S2	M1Ch02 H
22	28a	M1Ch02 L	NC	M1Ch01 Sig L	M1Ch04	M1Ch04	NC	M1Ch01 S4	M1Ch02 L
3	29a	M1Ch03 H	NC	M1Ch02 EX H	M1Vcc1-4	NC	NC	M1Ch01 RH	M1Ch03 H
23	30a	M1Ch03 L	NC	M1Ch02 EX L	M1Gnd1-4	NC	NC	M1Ch01 RL	M1Ch03 L
4	31a	M1Ch04 H	M1Ch02 H	M1Ch02 Sig H	M1Ch05	M1Ch05	M1Ch01	M1Ch02 S1	M1Ch04 H
24	32a	M1Ch04 L	M1Ch02 L	M1Ch02 Sig L	M1Ch06	M1Ch06	GND	M1Ch02 S3	M1Ch04 L
5	25c	M1Ch05 H	NC	M1Ch03 EX H	M1Ch07	M1Ch07	NC	M1Ch02 S2	M1Ch05 H
25	26c	M1Ch05 L	NC	M1Ch03 EX L	M1Ch08	M1Ch08	NC	M1Ch02 S4	M1Ch05 L
6	17d	AGND/NC	NC	M1Ch03 Sig H	M1Vcc5-8	NC	M1Ch02	M1Ch02 RH	M1Ch06 H
26	18d	NC	NC	M1Ch03 Sig L	M1Gnd5-8	NC	GND	M1Ch02 RL	M1Ch06 L
40	27c	M1Ch06 H	M1Ch03 H	M1Ch04 EX H	M1Ch09	M1Ch09	NC	M1Ch03 S1	M1GND
60	28c	M1Ch06 L	M1Ch03 L	M1Ch04 EX L	M1Ch10	M1Ch10	NC	M1Ch03 S3	M1GND
41	29c	M1Ch07 H	NC	M1Ch04 Sig H	M1Ch11	M1Ch11	M1Ch03	M1Ch03 S2	M1Ch07 H
61	30c	M1Ch07 L	NC	M1Ch04 Sig L	M1Ch12	M1Ch12	GND	M1Ch03 S4	M1Ch07 L
42	31c	M1Ch08 H	NC	M1Ch05 EX H	M1Vcc9-12	NC	NC	M1Ch03 RH	M1Ch08 H
62	32c	M1Ch08 L	NC	M1Ch05 EX L	M1Gnd9-12	NC	NC	M1Ch03 RL	M1Ch08 L
43	8a	M1Ch09 H	M1Ch04 H	M1Ch05 Sig H	M1Ch13	M1Ch13	M1Ch04	M1Ch04 S1	M1Ch09 H
63	9a	M1Ch09 L	M1Ch04 L	M1Ch05 Sig L	M1Ch14	M1Ch14	GND	M1Ch04 S3	M1Ch09 L
44	10a	M1Ch10 H	NC	M1Ch06 EX H	M1Ch15	M1Ch15	NC	M1Ch04 S2	M1Ch10 H
64	11a	M1Ch10 L	NC	M1Ch06 EX L	M1Ch16	M1Ch16	NC	M1Ch04 S4	M1Ch10 L
45	19d	NC	NC	M1Ch06 Sig H	M1Vcc13-16	NC	NC	M1Ch04 RH	M1Ch11 H
65	20d	NC	NC	M1Ch06 Sig L	M1Gnd13-16	NC	NC	M1Ch04 RL	M1Ch11 L

SLOT 2

J1	P2	AD/DA	DA (J7)	RTD	Discrete	TTL	Signal	S/D	Differential
27	12a	M2Ch01 H	M2Ch01 H	M2Ch01 EX H	M2Ch01	M2Ch01	NC	M2Ch01 S1	M2Ch01 H
8	13a	M2Ch01 L	M2Ch01 L	M2Ch01 EX L	M2Ch02	M2Ch02	NC	M2Ch01 S3	M2Ch01 L
28	14a	M2Ch02 H	NC	M2Ch01 Sig H	M2Ch03	M2Ch03	NC	M2Ch01 S2	M2Ch02 H
9	15a	M2Ch02 L	NC	M2Ch01 Sig L	M2Ch04	M2Ch04	NC	M2Ch01 S4	M2Ch02 L
29	16a	M2Ch03 H	NC	M2Ch02 EX H	M2Vcc1-4	NC	NC	M2Ch01 RH	M2Ch03 H
10	17a	M2Ch03 L	NC	M2Ch02 EX L	M2Gnd1-4	NC	NC	M2Ch01 RL	M2Ch03 L
30	18a	M2Ch04 H	M2Ch02 H	M2Ch02 Sig H	M2Ch05	M2Ch05	M2Ch01	M2Ch02 S1	M2Ch04 H
11	19a	M2Ch04 L	M2Ch02 L	M2Ch02 Sig L	M2Ch06	M2Ch06	GND	M2Ch02 S3	M2Ch04 L
31	20a	M2Ch05 H	NC	M2Ch03 EX H	M2Ch07	M2Ch07	NC	M2Ch02 S2	M2Ch05 H
12	21a	M2Ch05 L	NC	M2Ch03 EX L	M2Ch08	M2Ch08	NC	M2Ch02 S4	M2Ch05 L
32	21d	AGND/NC	NC	M2Ch03 Sig H	M2Vcc5-8	NC	M2Ch02	M2Ch02 RH	M2Ch06 H
13	22d	NC	NC	M2Ch03 Sig L	M2Gnd5-8	NC	GND	M2Ch02 RL	M2Ch06 L
66	23a	M2Ch06 H	M2Ch03 H	M2Ch04 EX H	M2Ch09	M2Ch09	NC	M2Ch03 S1	M2GND
47	24a	M2Ch06 L	M2Ch03 L	M2Ch04 EX L	M2Ch10	M2Ch10	NC	M2Ch03 S3	M2GND
67	8c	M2Ch07 H	NC	M2Ch04 Sig H	M2Ch11	M2Ch11	M2Ch03	M2Ch03 S2	M2Ch07 H
48	9c	M2Ch07 L	NC	M2Ch04 Sig L	M2Ch12	M2Ch12	GND	M2Ch03 S4	M2Ch07 L
68	10c	M2Ch08 H	NC	M2Ch05 EX H	M2Vcc9-12	NC	NC	M2Ch03 RH	M2Ch08 H
49	11c	M2Ch08 L	NC	M2Ch05 EX L	M2Gnd9-12	NC	NC	M2Ch03 RL	M2Ch08 L
69	12c	M2Ch09 H	M2Ch04 H	M2Ch05 Sig H	M2Ch13	M2Ch13	M2Ch04	M2Ch04 S1	M2Ch09 H
50	13c	M2Ch09 L	M2Ch04 L	M2Ch05 Sig L	M2Ch14	M2Ch14	GND	M2Ch04 S3	M2Ch09 L
70	14c	M2Ch10 H	NC	M2Ch06 EX H	M2Ch15	M2Ch15	NC	M2Ch04 S2	M2Ch10 H
51	15c	M2Ch10 L	NC	M2Ch06 EX L	M2Ch16	M2Ch16	NC	M2Ch04 S4	M2Ch10 L
71	23d	NC	NC	M2Ch06 Sig H	M2Vcc13-16	NC	NC	M2Ch04 RH	M2Ch11 H
52	24d	NC	NC	M2Ch06 Sig L	M2Gnd13-16	NC	NC	M2Ch04 RL	M2Ch11 L

SLOT 3

J1	P2,P0	AD/DA	DA (J7)	RTD	Discrete	TTL	Signal	S/D	Differential
14	1z	M3Ch01 H	M3Ch01 H	M3Ch01 EX H	M3Ch01	M3Ch01	NC	Not Used	M3Ch01 H
34	3z	M3Ch01 L	M3Ch01 L	M3Ch01 EX L	M3Ch02	M3Ch02	NC	Not Used	M3Ch01 L
15	5z	M3Ch02 H	NC	M3Ch01 Sig H	M3Ch03	M3Ch03	NC	Not Used	M3Ch02 H
35	7z	M3Ch02 L	NC	M3Ch01 Sig L	M3Ch04	M3Ch04	NC	Not Used	M3Ch02 L
16	9z	M3Ch03 H	NC	M3Ch02 EX H	M3Vcc1-4	NC	NC	Not Used	M3Ch03 H
36	19z	M3Ch03 L	NC	M3Ch02 EX L	M3Gnd1-4	NC	NC	Not Used	M3Ch03 L
17	11z	M3Ch04 H	M3Ch02 H	M3Ch02 Sig H	M3Ch05	M3Ch05	M3Ch01	Not Used	M3Ch04 H
37	13z	M3Ch04 L	M3Ch02 L	M3Ch02 Sig L	M3Ch06	M3Ch06	GND	Not Used	M3Ch04 L
18	15z	M3Ch05 H	NC	M3Ch03 EX H	M3Ch07	M3Ch07	NC	Not Used	M3Ch05 H
38	17z	M3Ch05 L	NC	M3Ch03 EX L	M3Ch08	M3Ch08	NC	Not Used	M3Ch05 L
19	21z	AGND/NC	NC	M3Ch03 Sig H	M3Vcc5-8	NC	M3Ch02	Not Used	M3Ch06 H
39	23z	NC	NC	M3Ch03 Sig L	M3Gnd5-8	NC	GND	Not Used	M3Ch06 L
20	N/A	Control Lo ¹		Control Lo ¹	Control Lo ¹	Control Lo ¹			
53	A8	M3Ch06 H	M3Ch03 H	M3Ch04 EX H	M3Ch09	M3Ch09	NC	Not Used	M3GND
73	A9	M3Ch06 L	M3Ch03 L	M3Ch04 EX L	M3Ch10	M3Ch10	NC	Not Used	M3GND
54	A10	M3Ch07 H	NC	M3Ch04 Sig H	M3Ch11	M3Ch11	M3Ch03	Not Used	M3Ch07 H
74	A11	M3Ch07 L	NC	M3Ch04 Sig L	M3Ch12	M3Ch12	GND	Not Used	M3Ch07 L
55	A12	M3Ch08 H	NC	M3Ch05 EX H	M3Vcc9-12	NC	NC	Not Used	M3Ch08 H
75	A17	M3Ch08 L	NC	M3Ch05 EX L	M3Gnd9-12	NC	NC	Not Used	M3Ch08 L
56	A13	M3Ch09 H	M3Ch04 H	M3Ch05 Sig H	M3Ch13	M3Ch13	M3Ch04	Not Used	M3Ch09 H
76	A14	M3Ch09 L	M3Ch04 L	M3Ch05 Sig L	M3Ch14	M3Ch14	GND	Not Used	M3Ch09 L
57	A15	M3Ch10 H	NC	M3Ch06 EX H	M3Ch15	M3Ch15	NC	Not Used	M3Ch10 H
77	A16	M3Ch10 L	NC	M3Ch06 EX L	M3Ch16	M3Ch16	NC	Not Used	M3Ch10 L
58	A18	NC	NC	M3Ch06 Sig H	M3Vcc13-16	NC	NC	Not Used	M3Ch11 H
78	A19	NC	NC	M3Ch06 Sig L	M3Gnd13-16	NC	NC	Not Used	M3Ch11 L
59	N/A	Control Hi ¹		Control Hi ¹	Control Hi ¹	Control Hi ¹			

NOTE 1: Contact Factory

SLOT 4

J2	P2	AD/DA	DA (J7)	RTD	Discrete	TTL	Signal	S/D	Differential
1	16c	M4Ch01 H	M4Ch01 H	M4Ch01 EX H	M4Ch01	M4Ch01	NC	M4Ch01 S1	M4Ch01 H
21	17c	M4Ch01 L	M4Ch01 L	M4Ch01 EX L	M4Ch02	M4Ch02	NC	M4Ch01 S3	M4Ch01 L
2	18c	M4Ch02 H	NC	M4Ch01 Sig H	M4Ch03	M4Ch03	NC	M4Ch01 S2	M4Ch02 H
22	19c	M4Ch02 L	NC	M4Ch01 Sig L	M4Ch04	M4Ch04	NC	M4Ch01 S4	M4Ch02 L
3	20c	M4Ch03 H	NC	M4Ch02 EX H	M4Vcc1-4	NC	NC	M4Ch01 RH	M4Ch03 H
23	21c	M4Ch03 L	NC	M4Ch02 EX L	M4Gnd1-4	NC	NC	M4Ch01 RL	M4Ch03 L
4	23c	M4Ch04 H	M4Ch02 H	M4Ch02 Sig H	M4Ch05	M4Ch05	M4Ch01	M4Ch02 S1	M4Ch04 H
24	24c	M4Ch04 L	M4Ch02 L	M4Ch02 Sig L	M4Ch06	M4Ch06	GND	M4Ch02 S3	M4Ch04 L
5	1a	M4Ch05 H	NC	M4Ch03 EX H	M4Ch07	M4Ch07	NC	M4Ch02 S2	M4Ch05 H
25	2a	M4Ch05 L	NC	M4Ch03 EX L	M4Ch08	M4Ch08	NC	M4Ch02 S4	M4Ch05 L
6	25d	AGND/NC	NC	M4Ch03 Sig H	M4Vcc5-8	NC	M4Ch02	M4Ch02 RH	M4Ch06 H
26	26d	NC	NC	M4Ch03 Sig L	M4Gnd5-8	NC	GND	M4Ch02 RL	M4Ch06 L
40	3a	M4Ch06 H	M4Ch03 H	M4Ch04 EX H	M4Ch09	M4Ch09	NC	M4Ch03 S1	M4GND
60	4a	M4Ch06 L	M4Ch03 L	M4Ch04 EX L	M4Ch10	M4Ch10	NC	M4Ch03 S3	M4GND
41	5a	M4Ch07 H	NC	M4Ch04 Sig H	M4Ch11	M4Ch11	M4Ch03	M4Ch03 S2	M4Ch07 H
61	6a	M4Ch07 L	NC	M4Ch04 Sig L	M4Ch12	M4Ch12	GND	M4Ch03 S4	M4Ch07 L
42	1c	M4Ch08 H	NC	M4Ch05 EX H	M4Vcc9-12	NC	NC	M4Ch03 RH	M4Ch08 H
62	2c	M4Ch08 L	NC	M4Ch05 EX L	M4Gnd9-12	NC	NC	M4Ch03 RL	M4Ch08 L
43	3c	M4Ch09 H	M4Ch04 H	M4Ch05 Sig H	M4Ch13	M4Ch13	M4Ch04	M4Ch04 S1	M4Ch09 H
63	4c	M4Ch09 L	M4Ch04 L	M4Ch05 Sig L	M4Ch14	M4Ch14	GND	M4Ch04 S3	M4Ch09 L
44	5c	M4Ch10 H	NC	M4Ch06 EX H	M4Ch15	M4Ch15	NC	M4Ch04 S2	M4Ch10 H
64	6c	M4Ch10 L	NC	M4Ch06 EX L	M4Ch16	M4Ch16	NC	M4Ch04 S4	M4Ch10 L
45	27d	NC	NC	M4Ch06 Sig H	M4Vcc13-16	NC	NC	M4Ch04 RH	M4Ch11 H
65	28d	NC	NC	M4Ch06 Sig L	M4Gnd13-16	NC	NC	M4Ch04 RL	M4Ch11 L

SLOT 5

J2	P2	AD/DA	DA (J7)	RTD	Discrete	TTL	Signal	S/D	Differential
27	7a	M5Ch01 H	M5Ch01 H	M5Ch01 EX H	M5Ch01	M5Ch01	NC	M5Ch01 S1	M5Ch01 H
8	7c	M5Ch01 L	M5Ch01 L	M5Ch01 EX L	M5Ch02	M5Ch02	NC	M5Ch01 S3	M5Ch01 L
28	22a	M5Ch02 H	NC	M5Ch01 Sig H	M5Ch03	M5Ch03	NC	M5Ch01 S2	M5Ch02 H
9	22c	M5Ch02 L	NC	M5Ch01 Sig L	M5Ch04	M5Ch04	NC	M5Ch01 S4	M5Ch02 L
29	1d	M5Ch03 H	NC	M5Ch02 EX H	M5Vcc1-4	NC	NC	M5Ch01 RH	M5Ch03 H
10	2d	M5Ch03 L	NC	M5Ch02 EX L	M5Gnd1-4	NC	NC	M5Ch01 RL	M5Ch03 L
30	3d	M5Ch04 H	M5Ch02 H	M5Ch02 Sig H	M5Ch05	M5Ch05	M5Ch01	M5Ch02 S1	M5Ch04 H
11	4d	M5Ch04 L	M5Ch02 L	M5Ch02 Sig L	M5Ch06	M5Ch06	GND	M5Ch02 S3	M5Ch04 L
31	5d	M5Ch05 H	NC	M5Ch03 EX H	M5Ch07	M5Ch07	NC	M5Ch02 S2	M5Ch05 H
12	6d	M5Ch05 L	NC	M5Ch03 EX L	M5Ch08	M5Ch08	NC	M5Ch02 S4	M5Ch05 L
32	29d	AGND/NC	NC	M5Ch03 Sig H	M5Vcc5-8	NC	M5Ch02	M5Ch02 RH	M5Ch06 H
13	30d	NC	NC	M5Ch03 Sig L	M5Gnd5-8	NC	GND	M5Ch02 RL	M5Ch06 L
66	7d	M5Ch06 H	M5Ch03 H	M5Ch04 EX H	M5Ch09	M5Ch09	NC	M5Ch03 S1	M5GND
47	8d	M5Ch06 L	M5Ch03 L	M5Ch04 EX L	M5Ch10	M5Ch10	NC	M5Ch03 S3	M5GND
67	9d	M5Ch07 H	NC	M5Ch04 Sig H	M5Ch11	M5Ch11	M5Ch03	M5Ch03 S2	M5Ch07 H
48	10d	M5Ch07 L	NC	M5Ch04 Sig L	M5Ch12	M5Ch12	GND	M5Ch03 S4	M5Ch07 L
68	11d	M5Ch08 H	NC	M5Ch05 EX H	M5Vcc9-12	NC	NC	M5Ch03 RH	M5Ch08 H
49	12d	M5Ch08 L	NC	M5Ch05 EX L	M5Gnd9-12	NC	NC	M5Ch03 RL	M5Ch08 L
69	13d	M5Ch09 H	M5Ch04 H	M5Ch05 Sig H	M5Ch13	M5Ch13	M5Ch04	M5Ch04 S1	M5Ch09 H
50	14d	M5Ch09 L	M5Ch04 L	M5Ch05 Sig L	M5Ch14	M5Ch14	GND	M5Ch04 S3	M5Ch09 L
70	15d	M5Ch10 H	NC	M5Ch06 EX H	M5Ch15	M5Ch15	NC	M5Ch04 S2	M5Ch10 H
51	16d	M5Ch10 L	NC	M5Ch06 EX L	M5Ch16	M5Ch16	NC	M5Ch04 S4	M5Ch10 L
71	29z	NC	NC	M5Ch06 Sig H	M5Vcc13-16	NC	NC	M5Ch04 RH	M5Ch11 H
52	31z	NC	NC	M5Ch06 Sig L	M5Gnd13-16	NC	NC	M5Ch04 RL	M5Ch11 L

SLOT 6

J2	P0	AD/DA	DA (J7)	RTD	Discrete	TTL	Signal	S/D	Differential
14	A1	M6Ch01 H	M6Ch01 H	M6Ch01 EX H	M6Ch01	M6Ch01	NC	Not Used	M6Ch01 H
34	A2	M6Ch01 L	M6Ch01 L	M6Ch01 EX L	M6Ch02	M6Ch02	NC	Not Used	M6Ch01 L
15	A3	M6Ch02 H	NC	M6Ch01 Sig H	M6Ch03	M6Ch03	NC	Not Used	M6Ch02 H
35	A4	M6Ch02 L	NC	M6Ch01 Sig L	M6Ch04	M6Ch04	NC	Not Used	M6Ch02 L
16	A5	M6Ch03 H	NC	M6Ch02 EX H	M6Vcc1-4	NC	NC	Not Used	M6Ch03 H
36	B5	M6Ch03 L	NC	M6Ch02 EX L	M6Gnd1-4	NC	NC	Not Used	M6Ch03 L
17	B1	M6Ch04 H	M6Ch02 H	M6Ch02 Sig H	M6Ch05	M6Ch05	M6Ch01	Not Used	M6Ch04 H
37	B2	M6Ch04 L	M6Ch02 L	M6Ch02 Sig L	M6Ch06	M6Ch06	GND	Not Used	M6Ch04 L
18	B3	M6Ch05 H	NC	M6Ch03 EX H	M6Ch07	M6Ch07	NC	Not Used	M6Ch05 H
38	B4	M6Ch05 L	NC	M6Ch03 EX L	M6Ch08	M6Ch08	NC	Not Used	M6Ch05 L
19	C1	AGND/NC	NC	M6Ch03 Sig H	M6Vcc5-8	NC	M6Ch02	Not Used	M6Ch06 H
39	C2	NC	NC	M6Ch03 Sig L	M6Gnd5-8	NC	GND	Not Used	M6Ch06 L
20	N/A	Control Lo ¹		Control Lo ¹	Control Lo ¹	Control Lo ¹			
53	D1	M6Ch06 H	M6Ch03 H	M6Ch04 EX H	M6Ch09	M6Ch09	NC	Not Used	M6GND
73	D2	M6Ch06 L	M6Ch03 L	M6Ch04 EX L	M6Ch10	M6Ch10	NC	Not Used	M6GND
54	D3	M6Ch07 H	NC	M6Ch04 Sig H	M6Ch11	M6Ch11	M6Ch03	Not Used	M6Ch07 H
74	D4	M6Ch07 L	NC	M6Ch04 Sig L	M6Ch12	M6Ch12	GND	Not Used	M6Ch07 L
55	D5	M6Ch08 H	NC	M6Ch05 EX H	M6Vcc9-12	NC	NC	Not Used	M6Ch08 H
75	E5	M6Ch08 L	NC	M6Ch05 EX L	M6Gnd9-12	NC	NC	Not Used	M6Ch08 L
56	E1	M6Ch09 H	M6Ch04 H	M6Ch05 Sig H	M6Ch13	M6Ch13	M6Ch04	Not Used	M6Ch09 H
76	E2	M6Ch09 L	M6Ch04 L	M6Ch05 Sig L	M6Ch14	M6Ch14	GND	Not Used	M6Ch09 L
57	E3	M6Ch10 H	NC	M6Ch06 EX H	M6Ch15	M6Ch15	NC	Not Used	M6Ch10 H
77	E4	M6Ch10 L	NC	M6Ch06 EX L	M6Ch16	M6Ch16	NC	Not Used	M6Ch10 L
58	C3	NC	NC	M6Ch06 Sig H	M6Vcc13-16	NC	NC	Not Used	M6Ch11 H
78	C4	NC	NC	M6Ch06 Sig L	M6Gnd13-16	NC	NC	Not Used	M6Ch11 L
59	N/A	Control Hi ¹		Control Hi ¹	Control Hi ¹	Control Hi ¹			

NOTE 1: Contact Factory

AGND/NC is AGND for A/D Module, and NO CONNECT for D/A Module.

ALL D/A Low signals (MxChxx Sig L) are connected to AGND, Common within that module, isolated from all other modules and isolated from the VME bus.

For DISCRETE Modules, where n=1 to 6, MnGnd1-4, MnGnd5-8, MnGnd9-12 and MnGnd13-16 are all common for that module. However, each pin should be individually wired for optimal power current distribution throughout that module. MnGnd and MnVcc MUST be wired for proper operation.

Encoder/Commutation Output Connection

P0 Connector

P0	MODULE 4	P0,P2	MODULE 5
A1	AHI-CH1	C5	AHI-CH1
A2	ALO-CH1	A6	ALO-CH1
A3	BHI-CH1	B6	BHI-CH1
A4	BLO-CH1	C6	BLO-CH1
A5	IDXHI-CH1	D6	IDXHI-CH1
B5	IDXLO-CH1	E6	IDXLO-CH1
B1	AHI-CH2	E7	AHI-CH2
B2	ALO-CH2	D7	ALO-CH2
B3	BHI-CH2	C7	BHI-CH2
B4	BLO-CH2	B7	BLO-CH2
C1	IDXHI-CH2	A7	IDXHI-CH2
C2	IDXLO-CH2	A8	IDXLO-CH2
D1	AHI-CH3	A9	AHI-CH3
D2	ALO-CH3	A10	ALO-CH3
D3	BHI-CH3	A11	BHI-CH3
D4	BLO-CH3	A12	BLO-CH3
D5	IDXHI-CH3	A13	IDXHI-CH3
E5	IDXLO-CH3	A14	IDXLO-CH3
E1	AHI-CH4	A15	AHI-CH4
E2	ALO-CH4	A16	ALO-CH4
E3	BHI-CH4	A17	BHI-CH4
E4	BLO-CH4	A18	BLO-CH4
C3	IDXHI-CH4	1z	IDXHI-CH4
C4	IDXLO-CH4	3z	IDXLO-CH4

NOTE: For commutation (A,B,C) outputs: A Hi becomes A, B Hi becomes B, and Index Hi becomes C. When encoder outputs are required, module slots 3 and 6 must remain unpopulated.

PART NUMBER DESIGNATION

64C1 - XX XX XX XX XX XX X X X - XX

Slot # 1 2 3 4 5 6

MODULE (SLOT) DEFINITION

Enter Modules "A through Y" ¹ for each of Slots 1 through 6; "Z0" if slot not used

A/D (Module C1)	Ten (10) A/D (1.25 VDC to 10.0 VDC FS) Uni or bipolar
A/D (Module C2)	Ten (10) A/D (40VDC) Uni or bipolar
A/D (Module C3)	Ten (10) 4 – 20ma Current Measurement Module
A/D (Module C4)	Ten (10) A/D (50VDC) Uni or bipolar
Signal (Module E1)	Four (4) Programmable Function Generators
D/A (Module F1)	Ten (10) D/A Outputs ± 10 VDC, VME ISOLATED
D/A (Module F3)	Ten (10) D/A Outputs ± 5 VDC, VME ISOLATED
D/A (Module J3)	Ten (10) D/A Outputs ± 1.25 VDC, VME ISOLATED
D/A (Module J5)	Ten (10) D/A Outputs ± 2.5 VDC, VME ISOLATED
D/A (Module J7)	Four (4) D/A Outputs ± 20 to ± 80 VDC, VME ISOLATED
I/O (Module D1)	Sixteen (16) TTL (5V System Logic Supply), Programmable for Input or Output
I/O (Module D2)	Eleven (11) Differential Multi-Mode Transceivers
I/O (Module K2)	Sixteen (16) Discrete (0-40V), ISOLATED, Programmable for Input or Output (K6 recommended for new designs)
I/O (Module K4)	Sixteen (16) Discrete (0-40V), NON-ISOLATED, Programmable for Input or Output
I/O (Module K6)	Sixteen (16) Discrete (0-80V), ISOLATED, Programmable for Input or Output
RTD (Module G1)	Six (6) four-wire Platinum RTD
R/D (Module R2)	Four (4) 400Hz 11.8V _{RMS} , 11.8V _{L-L} Resolver Measurement ¹
R/D (Module R3)	Four (4) 400Hz Auto ranging Resolver Measurement ¹
R/D (Module R4)	Four (4) 1200Hz 26V _{RMS} , 11.8V _{L-L} Resolver Measurement ¹
S/D (Module S1)	Four (4) 400Hz Synchro Measurement ¹
S/D (Module S2)	Four (4) 60-400Hz Synchro Measurement ¹

ON-BOARD REFERENCE MODULE

USE FOR S/D OR R/D APPLICATIONS ONLY

0 = No On-Board Reference Module

1 = 2-28Vrms, 360-10kHz Programmable On-Board Reference Module

2 = Reserved for future use

3 = 115Vrms Fixed, 360-10kHz Programmable On-Board Reference Module

MECHANICAL

F = Front Panel J1 & J2 and P2 & P0 I/O

S = Front Panel J1 & J2 and P2 I/O (No P0)

P = P2 & P0 I/O only

G = P2 I/O only (No P0)

W = P With Wedgelocks

A = VME64 Blank Front Panel and P2 & P0 I/O only

R = VME64 Blank Front Panel and P2 only (No P0)

B = VME64 Front Panel unshielded² with Front Panel J1 & J2, P2 & P0 I/O

T = VME64 Front Panel unshielded² with Front Panel J1 & J2 and P2 I/O (No P0)

D = VME64 Blank Front Panel, Low profile extractors and P2 & P0 I/O only

P0 connector is required for slots 3 and 6 module I/O (for Rear Panel I/O)

P0 is NOT required for slots 3 and 6 module I/O if using J1 and J2 Front Panel I/O

ENVIRONMENTAL

C = 0 TO 70

E = -40 TO +85

H = E WITH REMOVABLE COATING

K = C WITH REMOVABLE COATING

SPECIAL OPTION CODE (OR LEAVE BLANK)

Note: 1. For these functions and other frequency ranges, see 64CS3 or 64SD3 and/or contact factory.

2. Unshielded front panel to accommodate 78-pin connector.

REVISION PAGE

Revision	Description of Change	Engineer	Date
1.0	Initial Release	GS	11/12/02
1.1	Adds Modules K2 and K4	GS	11/14/02
1.2	Clarifies S/R and LVDT/RVDT "bay" population (pg1). Adds RTD Range registers	GS	11/15/02
1.3	Corrects TTL Memory Map, and its Automated BIT description	GS	11/19/02
1.4	Appends RTD BIT desc and Memory Map, and TTL Memory Map	GS	11/22/2
1.5	Adds C3, E2 to Appendix 1. Adds Module E1	GS	11/25/2
1.6	Changes J3 & J5 from 10 to 350 us settling time. REMOVED FROM DESC, These multifunction cards require specific firmware and depending upon the functions required, a select number of combinations may not be readily available. Please contact factory customer service for availability. Module C1,2 Open Status updated in 10 seconds.	GS	11/26/2
1.7	RTD Memory Map status register name is for 6 (not 10 channels)	GS	12/5/2
1.8	Eliminated Module Descriptions Appendix 1, 2 & 3. Add Special Option Code (used for code 99 (remove shunt JP2, pin 7-8 , remove jump to disable geographical addressing). Added Module C3 to Spec parametric section. Hid Signal Module E1. F1 non-linearity is 0.01% (not 0.03%) and Gain error is 0.02 (not .2%)	GS	12/10/2
1.9	Platform 64 is 3634 hex, "C " & "1 " Added Reference Specification. Revealed Revision Control Sheet	GS	1/7/2
2.0	Adds weight for each module, ref, and mother board	GS	1/8/03
2.1	Adds Module list to PN, Spec section and module details to description. Adds Signal Module E (Spec and Memory Map). Adds 120ohms and filter to D2 spec. Adds Discrete Rear Panel wiring for MnGnd Common.	GS	1/03
2.2	Adds "Preliminary" to Module E1 Spec and Function Description.	GS	1/29/3
2.3	Appended Interrupt Level description to include, "The Interrupt service routine should read the associated status register to unlatch data so additional faults will trigger another Interrupt." Added "A fault is latched until read." To Status Indication, Discrete and TTL section. Also added "Vcc must be wired for proper operation" to Discrete Vcc Value description.	GS	2/3/3
2.4	Combination D/A module J4 Removed. Power added to D2 Transceiver spec.	GS	2/5/3
2.5	Adds to Discrete threshold, hysteresis and other input/output configurations descriptions. Added high voltage Module J7 & Module S1. Address switches A8, A9, & A10 are ignored. Any address NOT SPECIFIED within 2048 byte block (up to 7FFh) is reserved – <i>specified in two locations</i> . Reference "contact factory" instead of "contact factory service". Added "special consideration for S/R & L/R modules in S section. Appended TTL and Discrete De-Bounce Register Definitions, also is R/W in Memory Map. Edited Discrete IO Pictorals – added "Z" input impedance. Added "user proved" to Vcc references throughout document. Appended A/D Range and Polarity and A/D D0 Test Range descriptions.	GS	3/12/3
2.6	Added Voltage Sensing Circuit	GS	4/1/3
2.7	Adds Phase register to Signal Generator modules. RTD module G1 is NOT isolated. Adds Synchro Module S2.	GS	4/10/3
2.8	Updates Current Measurement Module C3, as fixed unipolar, 0-25ma FS, 100 inp impeded. Module K2 is signal isolated from the VME bus while both module K2 and K4 are power isolated from the VME bus. Sorted Spec by Module ID. Added Software Support section. Added Function Block Diagrams. K2 Zin is 40k. Updates SD Module (Group Memory Map), affects slots 4,5,6 only. P0 is NOT required for slots 3 and 6 module I/O if using J1 and J2 Front Panel I/O. J7 Module is 4 channels (2 channel Module J6 removed.).	GS	5/7/3
2.9	Appends C3 Module Description	GS	5/8/3
3.0	Edits Block Diagrams. Lines up PN. Adds J7 Pin-out. Appends J7 programming details (range and data output registers). Updated E1/2. Adds separate High Voltage D/A Description. Added RTD application details. E1: from 1 to 9 Hz, amplitude is not accurate. J7 current limit is 20ma. Adds E1 BIT test Wrap-around (Freq, Amp, and DC Offset) registers. Clarified STATUS INDICATORS. Adds D2 pinout. Zin is 40K (i/o drawing). K2 specification, Input impedance is 40k ohms. Corrects E1 Accuracy Specs. Module E is NOT preliminary anymore. High Voltage D/A will be available in September 2003. Differential Multi-Mode Transceiver is available. Adds Module D2 section.	GS	8/4/3
3.1	TTL and Transceiver Over-current Status ands output is disabled. D2 LSB is 1.28µs. J5 is a 2.5 volt module. To incorporate K1, please contact factory. Temperature spec is "C" =0°C to +70°C, "E" =-40°C to +85°C (see part number)	GS	10/9/3
3.2	K2 Pullup/Down Configuration is "1" for Pull-up, and "0" for Pull down. "1" is default. E2 is 0-15 volts peak.	GS	10/14/3
3.3	Page 4, TTL debounce is 1 to 255 microseconds. D1 o/p 50ma <=4 micro sec.	GS	11/12/3
3.4	RTD module accuracy is 0.8Ω for 2kΩ range, 0.27Ω for 655Ω range. Module E BIT operates	GS	1/5/4

64_C1_A001_Rev_6.3.do

	at all times and cannot be enabled or disabled using the General User Test Enable register.		
3.5	AD module Range and Polarity descriptions details all polarity ranges	GS	2/4/4
3.6	Corrects E2 Range in Spec (is 0-130kHz), Adds Reference output pins.	GS	2/27/04
3.7	Module K2 Vcc >=8 Volts. Output is 8 to 40Vdc	GS	3/3/4
3.8	Adds reference Rhi and Rlo OUT for front AND rear panel connectors. Signal module E1 Power +5 VDC at 0.6A per module	GS	3/17/4
3.9	Changed nomenclature from D/A "Range" to "Polarity" register. FOR COMMERCIAL AND MILITARY APPLICATIONS. SD module power is + 5 VDC: 11mW at 26VL-L; 31mW at 90VL-L	GS	4/6/4
4.0	Adds Interrupt Enable Register. Adds S1/R1 Encoder Resolution Description	GS	6/16/4
4.1	Conducted cooled versions available	GS	7/7/4
4.2	Updates J7 Module ID register contents	GS	8/9/4
4.3	Appends A/D spec where range is $\pm$ FS or 0 to FS VDC	GS	8/12/4
4.4	Adds Commutation Programming to S module	GS	8/18/4
4.5	Module D1, 0x0A4 Input/Output Format is for Ch.01-8 (not 1-16)	GS	8/25/4
4.6	Adds TOC	GS	10/18/4
4.7	D1 Power requirement is 40mA on 5V supply. D1 is TTL 5V System Logic Supply. J5 is $\pm$ 2.5 VDC. Adds F3 $\pm$ 5 VDC D/A module. E1 programming is accurate to spec at a programmed frequency of more than or equal to 10 Hz. E1 output regulation is 7%. Updates DA J7 Output Range programming, LSB is 10v. J7 Bit tests to 2% accuracy.	GS	11/2/4
4.8	Adds Module R2, R3, and R4. J7 is 10ma max / channel, up to 80V output. Current reduced up to 90VDC. Reference module is for SD or RD applications only. Removes K1.	GS	1/4/5
4.9	When phase locked, phase is reset when channel 1 frequency is changed. If phase is NOT locked, phase remains unchanged when frequency is changed. AD module C1 is over-voltage protected to 12v continuous.	GS	1/25/5
5.0	Module J3, J5, F1, F3 and J7 are VME ISOLATED.. Unipolar/bipolar bit is D4. Appends RTD interface to include interface to any RTD in the operating range of 0-2000ohms. J7 output is from 20 to 80 volts.	GS	2/14/5
5.1	K3 output is +0 VDC to +40 VDC. Output logic is defined by the user provided Vcc voltage ($\geq$ 8 volts) to that channel bank. There are four channels per bank.	GS	3/2/5
5.2	All D modules debounce LSB is 1.28 microseconds.	GS	3/29/5
5.3	Module C3 input voltage: Not to exceed $\pm$ 3 volts.	GS	3/31/5
5.4	Range and Polarity to C1 module programs up to 10 volt range	GS	4/11/5
5.5	Update AD power requirements. As of 4/5/05, +5V is 500ma typ, 750ma max, no $\pm$ 12V. For 5V Discrete I/O applications use D1. Adds Module Special Spec, DSP & FPGA registers	GS	4/26/5
5.6	Replaces Module Special Spec with Module Design Revision. Adds Module Design Version	GS	5/6/5
5.7	J7 range is 20-80	GS	5/17/5
5.8	Following a soft reset, wait 200ms before polling Board Ready.	GS	6/8/5
5.9	Module D2 Read I/O corresponds to 11 channels. Adds Reference Design Version and Revision registers.	GS	6/28/5
6.0	Updated Encoder Pin Out	GS	7/14/5
6.1	Updated with K6 module specifications and P/N	AS	8/23/06
6.2	Corrected front panel pin-out pictorial (pg 67)	AS	11/6/06
6.3	New Address	KL	04/24/07