

TB-FMCL-GLAN-B Hardware User Manual

Rev.1.02

Revision History

Version	Date	Description	Publisher
Rev.1.00	2012/11/21	Release version	Zhan.z
Rev.1.01	2012/11/28	Added title number 7-2, 7-3	Y.Amano
Rev.1.02	2015/06/25	Modified the Figure 9-1	D.Odajima

Table of Contents

1. Related Documents and Accessories.....	8
2. Overview.....	8
3. Feature.....	8
4. Block Diagram	9
5. External View of the Board.....	10
6. Board Specifications.....	11
7. Description of Components	12
7.1. Power Supply Structure.....	12
7.2. EXT3.3V Connector	13
7.3. 3P3V SEL Jumper	13
7.4. FMC Connector Interface.....	14
7.5. PHY_RXCLK Selection	17
7.6. LED.....	18
7.7. Jumper.....	19
7.8. Switch.....	20
8. Default Switch Settings.....	21
9. Appendix.....	22
9.1. Evaluation environment.....	22
9.2. Ethernet data transmitting and receiving test.....	22
9.3. About Ethernet PHY's output clock	26

List of Figures

Figure 4-1 Block Diagram	9
Figure 5-1 Component Side	10
Figure 5-2 Solder Side	10
Figure 6-1 Board Dimensions (inclusive of wastable substrate)	11
Figure 7-1 Power Supply Structure	12
Figure 7-2 EXT3.3V Connector	13
Figure 7-3 3P3V SEL Jumper	13
Figure 7-4 Power Supply Structure	14
Figure 7-5 PHY_RXCLK Selection.....	17
Figure 7-6 RJ-45 internal LED	19
Figure 7-7 Switch	20
Figure 8-1 Default Jumper Settings (Component Side)	21
Figure 9-1 evaluation structure	22

List of Tables

Table 7-1 FMC I/F Connector pin assignment table (J1)	15
Table 7-2 LED Function Table	18
Table 7-3 RJ-45 internal LED Function Table.....	19
Table 7-4 Jumper Function Table	19
Table 7-5 Switch Function Table	20
Table 8-1 Default Jumper Settings	21
Table 8-2 Default Switch Settings	21

Introduction

Thank you for purchasing the **TB-FMCL-GLAN-B** board. Before using the product, be sure to carefully read this user manual and fully understand how to correctly use the product. First read through this manual, then always keep it handy.




SAFETY PRECAUTIONS

Be sure to observe these precautions




Observe the precautions listed below to prevent injuries to you or other personnel or damage to property.

- Before using the product, read these safety precautions carefully to assure correct use.
- These precautions contain serious safety instructions that must be observed.
- After reading through this manual, be sure to always keep it handy.

The following conventions are used to indicate the possibility of injury/damage and classify precautions if the product is handled incorrectly.

 Danger	Indicates the high possibility of serious injury or death if the product is handled incorrectly.
 Warning	Indicates the possibility of serious injury or death if the product is handled incorrectly.
 Caution	Indicates the possibility of injury or physical damage in connection with houses or household goods if the product is handled incorrectly.

The following graphical symbols are used to indicate and classify precautions in this manual.
(Examples)



	Turn off the power switch.
	Do not disassemble the product.
	Do not attempt this.



Warning

	<p>In the event of a failure, disconnect the power supply. If the product is used as is, a fire or electric shock may occur. Disconnect the power supply immediately and contact our sales personnel for repair.</p>
	<p>If an unpleasant smell or smoking occurs, disconnect the power supply. If the product is used as is, a fire or electric shock may occur. Disconnect the power supply immediately. After verifying that no smoking is observed, contact our sales personnel for repair.</p>
	<p>Do not disassemble, repair or modify the product. Otherwise, a fire or electric shock may occur due to a short circuit or heat generation. For inspection, modification or repair, contact our sales personnel.</p>
	<p>Do not touch a cooling fan. As a cooling fan rotates in high speed, do not put your hand close to it. Otherwise, it may cause injury to persons. Never touch a rotating cooling fan.</p>
	<p>Do not place the product on unstable locations. Otherwise, it may drop or fall, resulting in injury to persons or failure.</p>
	<p>If the product is dropped or damaged, do not use it as is. Otherwise, a fire or electric shock may occur.</p>
	<p>Do not touch the product with a metallic object. Otherwise, a fire or electric shock may occur.</p>
	<p>Do not place the product in dusty or humid locations or where water may splash. Otherwise, a fire or electric shock may occur.</p>
	<p>Do not get the product wet or touch it with a wet hand. Otherwise, the product may break down or it may cause a fire, smoking or electric shock.</p>
	<p>Do not touch a connector on the product (gold-plated portion). Otherwise, the surface of a connector may be contaminated with sweat or skin oil, resulting in contact failure of a connector or it may cause a malfunction, fire or electric shock due to static electricity.</p>

**Caution**

	<p>Do not use or place the product in the following locations.</p> <ul style="list-style-type: none"> • Humid and dusty locations • Airless locations such as closet or bookshelf • Locations which receive oily smoke or steam • Locations exposed to direct sunlight • Locations close to heating equipment • Closed inside of a car where the temperature becomes high • Sticky locations • Locations close to water or chemicals <p>Otherwise, a fire, electric shock, accident or deformation may occur due to a short circuit or heat generation.</p>
	<p>Do not place heavy things on the product.</p> <p>Otherwise, the product may be damaged.</p>

■ Disclaimer

This product is a board intended for 1000M Ethernet function. Tokyo Electron Device Limited assumes no responsibility for any damages resulting from the use of this product for purposes other than those stated.

Even if the product is used properly, Tokyo Electron Device Limited assumes no responsibility for any damages caused by:

- (1) Earthquake, thunder, natural disaster or fire resulting from the use beyond our responsibility, acts by a third party or other accidents, the customer's willful or accidental misuse or use under other abnormal conditions.
- (2) Secondary impact arising from use of this product or its unusable state (business interruption or others)
- (3) Use of this product against the instructions given in this manual.
- (4) Malfunctions due to connection to other devices.

Tokyo Electron Device Limited assumes no responsibility or liability for:

- (1) Erasure or corruption of data arising from use of this product.
- (2) Any consequences or other abnormalities arising from use of this product, or
- (3) Damage of this product not due to our responsibility or failure due to modification

This product has been developed by assuming its use for research, testing or evaluation. It is not authorized for use in any system or application that requires high reliability.

Repair of this product is carried out by replacing it on a chargeable basis, not repairing the faulty devices.

However, non-chargeable replacement is offered for initial failure if such notification is received within two weeks after delivery of the product.

The specification of this product is subject to change without prior notice.

The product is subject to discontinuation without prior notice.

1. Related Documents and Accessories

Related documents:

All documents relating to this board can be downloaded from our website. Please see attached paper on the products.

Accessories

4 x Short Pin (Hirose HIF3GA-2.54SP)

2. Overview

The board has two Ports of Gigabit Ethernet PHY. The two sets of PHY + RJ45 are compatible with IEEE 802.3 and can work independently. And the board is designed for connection with the platform board with a FPGA Mezzanine Card (FMC) Low-Pin Count connector.

3. Feature

Ethernet PHY	: Marvell's 88E1111-B2-BAB1C000
FMC Connector	: Samtec's ASP-134604-01
RJ45 Connector	: Pulse's JK0-0177NL

4. Block Diagram

This board uses two Ethernet PHY to realize 1000M Ethernet data transmitting and receiving. Two Ethernet PHY can work in GMII mode and RGMII mode.

The FMC-LPC connector is mounted on the solder side of the board.

Figure 4-1 shows the TB-FMCL-GLAN-B board's block diagram.




Figure 4-1 Block Diagram

5. External View of the Board

Figure 5-1 and 5-2 shows the external view of the TB-FMCL-GLAN-B board.




Figure 5-1 Component Side




Figure 5-2 Solder Side

6. Board Specifications

Figure 6-1 shows the board specifications.

External Dimensions:	115 mm (W) x 69 mm (H)
Number of Layers:	8 layers
Board Thickness:	1.6 mm
Material:	FR-4
FMC Connector:	Samtec's ASP-134604-01
RJ-45 connector:	Pulse's JK0-0177NL




Figure 6-1 Board Dimensions (inclusive of wastable substrate)

7. Description of Components

7.1. Power Supply Structure

Figure 7-1 shows the TB-FMCL-GLAN-B board's power supply structure.




Figure 7-1 Power Supply Structure

7.2. EXT3.3V Connector

There is a 2 pin connector (J2) for external 3.3V power supply. J2 is not mounted. It is an addition for power input when carrier board dose not provide +3.3V via FMC connector.




Figure 7-2 EXT3.3V Connector

7.3. 3P3V SEL Jumper

There is a 3 pin Jumper for 3.3V power selection.




Figure 7-3 3P3V SEL Jumper

7.4. FMC Connector Interface

The board provides Samtec's FMC Low-Pin Count (J1) connector.

Figure 7-2 shows the VITA-57 Low -Pin Count pin list respectively.

Notice: Not all pins of LPC are connected to the Ethernet PHY.

	K	J	H	G	F	E	D	C	B	A
1	VREF B M2C	GND	VREF A M2C	GND	PG M2C	GND	PG C2M	GND	RES1	GND
2	GND	CLK3 M2C P	PRSNT M2C L	CLK1 M2C P	GND	HA01 P CC	GND	DP0 C2M P	GND	DP1 M2C P
3	GND	CLK3 M2C N	GND	CLK1 M2C N	GND	HA01 N CC	GND	DP0 C2M N	GND	DP1 M2C N
4	CLK2 M2C P	GND	CLK0 M2C P	GND	HA00 P CC	GND	GBTCLK0 M2C P	GND	DP9 M2C P	GND
5	CLK2 M2C N	GND	CLK0 M2C N	GND	HA00 N CC	GND	GBTCLK0 M2C N	GND	DP9 M2C N	GND
6	GND	HA03 P	GND	LA00 P CC	GND	HA05 P	GND	DP0 M2C P	GND	DP2 M2C P
7	HA02 P	HA03 N	LA02 P	LA00 N CC	HA04 P	HA05 N	GND	DP0 M2C N	GND	DP2 M2C N
8	HA02 N	GND	LA02 N	GND	HA04 N	GND	LA01 P CC	GND	DP8 M2C P	GND
9	GND	HA07 P	GND	LA03 P	GND	HA09 P	LA01 N CC	GND	DP8 M2C N	GND
10	HA06 P	HA07 N	LA04 P	LA03 N	HA08 P	HA09 N	GND	LA06 P	GND	DP3 M2C P
11	HA06 N	GND	LA04 N	GND	HA08 N	GND	LA05 P	LA06 N	GND	DP3 M2C N
12	GND	HA11 P	GND	LA08 P	GND	HA13 P	LA05 N	GND	DP7 M2C P	GND
13	HA10 P	HA11 N	LA07 P	LA08 N	HA12 P	HA13 N	GND	GND	DP7 M2C N	GND
14	HA10 N	GND	LA07 N	GND	HA12 N	GND	LA09 P	LA10 P	GND	DP4 M2C P
15	GND	HA14 P	GND	LA12 P	GND	HA16 P	LA09 N	LA10 N	GND	DP4 M2C N
16	HA17 P CC	HA14 N	LA11 P	LA12 N	HA15 P	HA16 N	GND	GND	DP6 M2C P	GND
17	HA17 N CC	GND	LA11 N	GND	HA15 N	GND	LA13 P	GND	DP6 M2C N	GND
18	GND	HA18 P	GND	LA16 P	GND	HA20 P	LA13 N	LA14 P	GND	DP5 M2C P
19	HA21 P	HA18 N	LA15 P	LA16 N	HA19 P	HA20 N	GND	LA14 N	GND	DP5 M2C N
20	HA21 N	GND	LA15 N	GND	HA19 N	GND	LA17 P CC	GND	GBTCLK1 M2C P	GND
21	GND	HA22 P	GND	LA20 P	GND	HB03 P	LA17 N CC	GND	GBTCLK1 M2C N	GND
22	HA23 P	HA22 N	LA19 P	LA20 N	HB02 P	HB03 N	GND	LA18 P CC	GND	DP1 C2M P
23	HA23 N	GND	LA19 N	GND	HB02 N	GND	LA23 P	LA18 N CC	GND	DP1 C2M N
24	GND	HB01 P	GND	LA22 P	GND	HB05 P	LA23 N	GND	DP9 C2M P	GND
25	HB00 P CC	HB01 N	LA21 P	LA22 N	HB04 P	HB05 N	GND	GND	DP9 C2M N	GND
26	HB00 N CC	GND	LA21 N	GND	HB04 N	GND	LA26 P	LA27 P	GND	DP2 C2M P
27	GND	HB07 P	GND	LA25 P	GND	HB09 P	LA26 N	LA27 N	GND	DP2 C2M N
28	HB06 P CC	HB07 N	LA24 P	LA25 N	HB08 P	HB09 N	GND	GND	DP8 C2M P	GND
29	HB06 N CC	GND	LA24 N	GND	HB08 N	GND	TCK	GND	DP8 C2M N	GND
30	GND	HB11 P	GND	LA29 P	GND	HB13 P	TDI	SCL	GND	DP3 C2M P
31	HB10 P	HB11 N	LA28 P	LA29 N	HB12 P	HB13 N	TDO	SDA	GND	DP3 C2M N
32	HB10 N	GND	LA28 N	GND	HB12 N	GND	3P3VAUX	GND	DP7 C2M P	GND
33	GND	HB15 P	GND	LA31 P	GND	HB19 P	TMS	GND	DP7 C2M N	GND
34	HB14 P	HB15 N	LA30 P	LA31 N	HB16 P	HB19 N	TRST L	GA0	GND	DP4 C2M P
35	HB14 N	GND	LA30 N	GND	HB16 N	GND	GA1	12P0V	GND	DP4 C2M N
36	GND	HB18 P	GND	LA33 P	GND	HB21 P	3P3V	GND	DP6 C2M P	GND
37	HB17 P CC	HB18 N	LA32 P	LA33 N	HB20 P	HB21 N	GND	12P0V	DP6 C2M N	GND
38	HB17 N CC	GND	LA32 N	GND	HB20 N	GND	3F3V	GND	GND	DP5 C2M P
39	GND	VIO B M2C	GND	3P3V	GND	3P3V	GND	3P3V	GND	DP5 C2M N
40	VIO B M2C	GND	3P3V	GND	3P3V	GND	3P3V	GND	RES0	GND

Figure 7-4 Power Supply Structure

The following table shows the detailed of FMC Low-Pin Count (J1) connector.

Table 7-1 FMC I/F Connector pin assignment table (J1)

Connection	C		D	Connection
GND	GND	1	PG_C2M	-
-	DP0_C2M_P	2	GND	GND
-	DP0_C2M_N	3	GND	GND
GND	GND	4	GBTCLK0_M2C_P	PHY1_CK125_OUT
GND	GND	5	GBTCLK0_M2C_N	-
-	DP0_M2C_P	6	GND	GND
-	DP0_M2C_N	7	GND	GND
GND	GND	8	LA01_P_CC	PHY1_RXCLK_CC
GND	GND	9	LA01_N_CC	-
PHY1_TXD5	LA06_P	10	GND	GND
PHY1_MDIO	LA06_N	11	LA05_P	PHY1_INTN
GND	GND	12	LA05_N	PHY1_MDC
GND	GND	13	GND	GND
PHY1_GTXCLK	LA10_P	14	LA09_P	PHY1_RSTN
PHY1_TXER	LA10_N	15	LA09_N	PHY1_TXD0
GND	GND	16	GND	GND
GND	GND	17	LA13_P	PHY1_TXEN
PHY1_CRS	LA14_P	18	LA13_N	-
PHY1_COL	LA14_N	19	GND	GND
GND	GND	20	LA17_P_CC	PHY2_TXCLK
GND	GND	21	LA17_N_CC	
PHY2_RXCLK_CC	LA18_P_CC	22	GND	GND
PHY2_INTN	LA18_N_CC	23	LA23_P	PHY2_TXD5
GND	GND	24	LA23_N	PHY2_MDIO
GND	GND	25	GND	GND
PHY2_MDC	LA27_P	26	LA26_P	PHY2_RSTN
PHY2_TXER	LA27_N	27	LA26_N	PHY2_TXEN
GND	GND	28	GND	GND
GND	GND	29	TCK	-
-	SCL	30	TDI	-
-	SDA	31	TDO	-
GND	GND	32	※1 3P3VAUX	-
GND	GND	33	TMS	-
-	GA0	34	TRST_L	-
-	12P0V	35	GA1	-
GND	GND	36	3P3V	FMC_3P3V
-	12P0V	37	GND	GND
GND	GND	38	3P3V	FMC_3P3V
FMC_3P3V	3P3V	39	GND	GND
GND	GND	40	3P3V	FMC_3P3V

Connection	G		H	Connection
GND	GND	1	VREF_A_M2C	-
PHY2_RXCLK_GC	CLK1_M2C_P	2	PRSNT_M2C_L	-
-	CLK1_M2C_N	3	GND	GND
GND	GND	4	CLK0_M2C_P	PHY1_RXCLK_GC
GND	GND	5	CLK0_M2C_N	-
PHY1_TXCLK	LA00_P_CC	6	GND	GND
V48V_PGN_25	LA00_N_CC	7	LA02_P	PHY1_RXD0
GND	GND	8	LA02_N	PHY1_RXD1
PHY1_TXD7	LA03_P	9	GND	GND
PHY1_TXD6	LA03_N	10	LA04_P	PHY1_RXD2
GND	GND	11	LA04_N	PHY1_RXD3
PHY1_TXD3	LA08_P	12	GND	GND
PHY1_TXD4	LA08_N	13	LA07_P	PHY1_RXD4
GND	GND	14	LA07_N	PHY1_RXD5
PHY1_TXD1	LA12_P	15	GND	GND
PHY1_TXD2	LA12_N	16	LA11_P	PHY1_RXD6
GND	GND	17	LA11_N	PHY1_RXD7
-	LA16_P	18	GND	GND
-	LA16_N	19	LA15_P	PHY1_RXDV
GND	GND	20	LA15_N	PHY1_RXER
PHY2_TXD7	LA20_P	21	GND	GND
PHY2_TXD6	LA20_N	22	LA19_P	PHY2_RXD0
GND	GND	23	LA19_N	PHY2_RXD1
PHY2_TXD4	LA22_P	24	GND	GND
PHY2_TXD3	LA22_N	25	LA21_P	PHY2_RXD2
GND	GND	26	LA21_N	PHY2_RXD3
PHY2_TXD1	LA25_P	27	GND	GND
PHY2_TXD2	LA25_N	28	LA24_P	PHY2_RXD4
GND	GND	29	LA24_N	PHY2_RXD5
PHY2_TXD0	LA29_P	30	GND	GND
PHY2_CRS	LA29_N	31	LA28_P	PHY2_RXD6
GND	GND	32	LA28_N	PHY2_RXD7
PHY2_COL	LA31_P	33	GND	GND
-	LA31_N	34	LA30_P	PHY2_RXDV
GND	GND	35	LA30_N	PHY2_RXER
PHY2_GTXCLK	LA33_P	36	GND	GND
-	LA33_N	37	LA32_P	-
GND	GND	38	LA32_N	-
-	VADJ	39	GND	GND
GND	GND	40	VADJ	-

7.5. PHY_RXCLK Selection

This board is aimed to TB-6S-LX150T-IMG2 Board for implementation of Ethernet communication. When the FPGA on carrier board is Virtex-6, resistor R189, R188 should be mounted. And resistor R191, R190 should be not mounted.

PHY_RXCLK Selection

Carrier board with Spartan-6

PHY_RXCLK must be connected to GC pin.

R188,R189 = No Mount

R190,R191 = Mount

Carrier board with Virtex-6

PHY_RXCLK must be connected to CC pin.

R188,R189 = Mount

R190,R191 = No Mount




Figure 7-5 PHY_RXCLK Selection

7.6. LED

There are 15 LEDs on the board. These LEDs are used to indicate the statuses of Ethernet PHY. The function description of LED is in the following table.

Table 7-2 LED Function Table

No.	LED No.	Color	Function	Target IC			Note
				IC No.	Pin No.	Pin Name	
1	LED1	Green	LED for 10BASE-T link or speed.	U6	C8	LED_LINK10	
2	LED2	Green	LED for 100BASE-TX link or speed.	U6	B8	LED_LINK100	
3	LED3	Green	LED for 1000BASE-TX link/speed or link indicator.	U6	A9	LED_LINK1000	Note1
4	LED4	Green	LED for duplex or duplex/collision modes.	U6	E8	LED_DUPLEX	
5	LED5	Green	LED for Receive Activity or Receive Activity/Link modes.	U6	C9	LED_RX	
6	LED6	Green	LED for Transmit Activity or RX/TX Activity/Link modes.	U6	D9	LED_TX	Note1
7	LED7	Green	LED for 10BASE-T link or speed.	U3	C8	LED_LINK10	
8	LED8	Green	LED for 100BASE-TX link or speed.	U3	B8	LED_LINK100	
9	LED9	Green	LED for 1000BASE-TX link/speed or link indicator.	U3	A9	LED_LINK1000	Note1
10	LED10	Green	LED for duplex or duplex/collision modes.	U3	E8	LED_DUPLEX	
11	LED11	Green	LED for Receive Activity or Receive Activity/Link modes.	U3	C9	LED_RX	
12	LED12	Green	LED for Transmit Activity or RX/TX Activity/Link modes.	U3	D9	LED_TX	Note1

Note1:LED3, LED6, LED9, LED12 are not mounted.

RJ-45 connector (Pulse's JK0-0177NL) has internal LEDs.

To indicate the statuses of Ethernet PHY, LEDs are connected to PHY's signal LED_LINK1000 and LED_TX respectively.




Figure 7-6 RJ-45 internal LED

The function description of RJ-45 internal LED is in the following table.

Table 7-3 RJ-45 internal LED Function Table

No.	LED No.	Color	Function	Target IC		
				IC No.	Pin No.	Pin Name
1	LED Left	Yellow/Green	LED for Transmit Activity or RX/TX Activity/Link modes.	U3/U6	D9	LED_TX
2	LED Right	Green	LED for 1000BASE-TX link/speed or link indicator.	U3/U6	A9	LED_LINK1000

7.7. Jumper

The function description of Jumper is in the following table.

Table 7-4 Jumper Function Table

No.	Jumper No.	Description	Status	Function
1	JP5	3.3V power supply selection	1-2 Short	Use external 3.3V power supply
			2-3 Short	Use FMC connector's 3.3V power supply

7.8. Switch

There are 4 switches on the board. These switches are used for PHY address selection and GMII/RGMII mode selection.




Figure 7-7 Switch

The following table shows the detailed of Switch.

Table 7-5 Switch Function Table

No.	Jumper No.	Description	Status	Function
1	SW1	PHY address selection of Port1	2-3 connect	Port1 PHY address is set to 0x40
			2-1 connect	Port1 PHY address is set to 0x41
2	SW2	MODE selection of Port1	2-3 connect	Port1 MODE is set to GMII
			2-1 connect	Port1 MODE is set to RGMII
3	SW3	PHY address selection of Port2	2-3 connect	Port2 PHY address is set to 0x40
			2-1 connect	Port2 PHY address is set to 0x41
4	SW4	MODE selection of Port2	2-3 connect	Port2 MODE is set to GMII
			2-1 connect	Port2 MODE is set to RGMII

8. Default Switch Settings

The following two tables shows default TB-FMCL-GLAN-B switch settings




Figure 8-1 Default Jumper Settings (Component Side)

Table 8-1 Default Jumper Settings

No.	Jumper No.	Initial Setting	Function	Note
1	JP5	2-3 Short	Use 3.3V power supply form FMC Connector	

Table 8-2 Default Switch Settings

No.	Jumper No.	Initial Setting	Function	Note
1	SW1	2-3 connect	Port1 PHY address is set to 0x40	
2	SW2	2-3 connect	Port1 MODE is set to GMII	
3	SW3	2-3 connect	Port2 PHY address is set to 0x40	
4	SW4	2-3 connect	Port2 MODE is set to GMII	

9. Appendix

This section describes how to use TB-FMCL-GLAN-B Board with TB-6S-LX150T-IMG2 Board.

9.1. Evaluation environment

Tools: EDK 13.2

OS: Windows 7/64bit

Figure 7-1 shows the evaluation structure.







Figure 9-1 evaluation structure

9.2. Ethernet data transmitting and receiving test

➤ PC IP address setting



➤ Configure FPGA,download bitfile (download.bit)






➤ Ping test of Port1

Connect PC to Port1.



LED (1000M) and LED (Duplex) will light on as the following photo.

[1.0Gbps] in the following window indicate current network data rate.



Ping port1 with IP Address 192.168.1.20 and message replies as the following.

In the test, LED TX will blink.






➤ Ping test of Port2

Connect PC to Port2.



LED (1000M) and LED (Duplex) will light on as the following photo.

[1.0Gbps] in the following window indicate current network data rate.



Ping port2 with IP Address 192.168.1.30 and message replies as the following.

In the test, LED TX will blink.



9.3. About Ethernet PHY's output clock

TB-FMCL-GLAN-B aims for implementation of Ethernet communication on TB-6S-LX150T-IMG2 which will act as a carrier board.

When TB-FMCL-GLAN-B works with other carrier boards, please ensure that Ethernet PHY's output clocks are connected to GC/CC pin of FPGA.

If Ethernet PHY's output clocks are not connected to GC/CC pin of FPGA, there will be Error Message about routing of clock signal in Mapping. Finally, the clock signal inside FPGA can only use local line which lead to in different routing result and unfixed clock delay in every Mapping.

In such case, Ethernet application on TB-FMCL-GLAN-B and carrier board may be unstable.

Please refer to Xilinx's TEMAC User Guide for detailed information about clock's requirements of GMII/RGMII application in Spartan-6 FPGA and Virtex-6 FPGA.



™ TOKYO ELECTRON DEVICE

Inrevium Company

URL: <http://solutions.inrevium.com/jp/>

E-mail: psd-support@teldevice.co.jp

HEAD Quarter : Yokohama East Square, 1-4 Kinko-cho, Kanagawa-ku, Yokohama City,
Kanagawa, Japan 221-0056

TEL:+81-45-443-4016 FAX:+81-45-443-4058