

FADC System



Belle SVD 2.0 readout

Programmer's Manual

V0.93 • 23 June 2003

DISCLAIMER

The FADCTF is a complex electronic system which can be damaged if handled improperly. In particular, the following guidelines must be respected by the operator. We decline any responsibility for errors, damage or injury resulting from such misuse.

• Crate and modules belong together.

Do not use the VME modules (FADCTF, Sequencer, PCI-Link) in a VME crate other than the one provided with the system.

The user defined \pm V1 and \pm V2 rails are used to supply special voltages to the FADCTF modules; while the Sequencer board provides \pm 12V which is required by the Sparc interface. Moreover, the FADCTF modules are mechanically coded with the corresponding counterparts in the crate.

• Always power off to change modules.

Never remove or insert a VME module of the system when the crate power is on. Ensure that each module is fully inserted (needs some force).

The VME interface Altera (EPM7256S; 5V core) is not specified for hotswapping. It can take damage by contention between logic levels and power supply during plugging of the module or in case of bad contact.

• Double-check the VME base addresses.

It is extremely important that each FADCTF module has the correct VME base address set.

Altera programming and I/O interfacing to neighboring modules as used by the LO trigger processor rely on the correct VME base address setting which corresponds to the mechanical coding. If the address is wrong and outputs of two modules are connected, both modules will be damaged by overheating.

• Do not use the JTAG feature.

Programming Altera devices on the FADCTF modules is for experts only.

All Altera devices (except for the VME protocol interface) can be programmed by the JTAG bus that is accessible by VME. Obviously, much harm can be done by improper use of this feature. The worst case is to blow up all Altera devices on the board.

Table of Contents

| 1 Cont | tact | .5 |
|----------------|---|-----|
| 2 Over | view | .5 |
| 2.1 Po | wer on | . 5 |
| 2.1.1 | Load Altera chips | . 5 |
| 2.1.2 | Select clock source | . 5 |
| 2.1.3 | Reset FADCTF | . 6 |
| 2.2 Ma | des of operation | . 6 |
| 2.2.1 | Normal data taking | . 6 |
| 2.2.2 | External test mode (nibble or transpare | ent |
| modej | 6 | _ |
| 2.2.3 | | . b |
| | | . / |
| 2.4 VN | /IE command notation | . / |
| 3 Addr | resses and coding | .8 |
| 3.1 VN | /IE base addresses | . 8 |
| 3.2 Me | echanical coding | . 9 |
| 3.2.1 | | . 9 |
| 3.2.2 | FADCTF modules | . 9 |
| 4 FAD | CTF 1 | 1 |
| 4.1 Ad | ldress space | 11 |
| 4.2 Bu | is systems ? | 11 |
| 4.2.1 | Overview | 11 |
| 4.2.2 | Local Bus 1 — (A17A21)=0 | 12 |
| 4.2.2. | .1 Timing Control - TIP1 | 14 |
| 4.2.2 | 1.1.1 Event number and DAP/Final Memory | 14 |
| 4.2.2 nulse | 1.1.2 Fast-Ur counter, ext. test mode, start, t 14 | est |
| 4,2,2, | .2 Signal Processing – DAPx | 15 |
| 4.2.2 | 2.2.1 Read ADC event buffer FIFOs | 15 |
| 4.2.2 | 2.2.2 Read/Write Pedestal+Threshold memory | 15 |
| 4.2.2 | 2.2.3 Read Fast-Or trigger counters | 15 |
| 4.2.2 | 2.2.4 Read hitmap L1.5 data | 16 |

| 4.2.2.3 Simple L1.5 processor | . 16 |
|--|-----------|
| 4.2.3 Local Bus 2 - A21=A01=1, (A20A02)=0 | 16 |
| 4.2.3.1 Final Memory | . 16 |
| 4.2.4 Serial Bus 1 - LO (A21A19)=0. A18=1 | and |
| (A17A03)=0 | 17 |
| 4.2.4.1 Enable/reset LO counters | . 17 |
| 4.2.4.2 Read LO counters | . 18 |
| 4.2.4.2.1 Read straight LO counter | 18 |
| 4 2 4 2 2 Read VMF system clock gated 10 counter | 18 |
| 4 2 4 3 Module interconnection links | 18 |
| | |
| (A19 A18) = 1 and (A17 A01) = 0 | 18, 18 |
| | 21 |
| | |
| 5.1 Address Space | 21 |
| 5.2 General functions | 21 |
| 5.2.1 Reset, TTM or standalone | 21 |
| 5.2.2 Clock source | 22 |
| 5.3 TTM L1.5 accept | 22 |
| 5.4 Standalone test functions | 23 |
| 541 Normal readout cycle(s) | 23 |
| 5 4 2 Simulate external test mode | 23 |
| | 22 |
| | |
| | |
| | <u> </u> |
| | 24 |
| 5.5.1 Head XREQUEST, BUSY and trig | jger |
| | |
| 5.5.2 Set PUI-LINK XENABLE and XREADY | 24 |
| 5.5.3 Read PCI-Link data | 24 |

1 Contact

The FADC system is designed, built and maintained by

Institute of High Energy Physics Austrian Academy of Sciences Nikolsdorfergasse 18 A-1050 Vienna Austria

Phone: +43-1-5447328-0 Fax: +43-1-5447328-54

Overview 2

This document describes the VME connectivity of the FADC system components. Please refer to the FADCTF User's Manual for an introduction to the FADCTF system hardware.

The VME base address of the Sequencer module is called s_BASE, and the base address of one FADCTF module is F BASE.

2.1 Power on

2.1.1 Load Altera chips

When the crate power is switched on, the Altera chips are loaded from EEPROMs or flash memories. However, the supply voltages may still ramp up and thus may cause errors during the loading process. Thus, it is recommended to re-load the Altera chips on the FADCTF boards by the two VME commands

FADCTF F BASE+0x2c0000 D00=1 start Altera loading (wait $>50\mu s$)

FADCTF

F BASE+0x2c0000 D00=0 stop Altera loading

The actual loading process will take a few seconds, during which no VME commands shall be issued.

2.1.2 Select clock source

Most of the logic units on the FADCTF will need a clock for proper functioning. Thus, before sending any further VME commands, the clock source should be set in the Sequencer. Its default condition after power-on is to transparently repeat all TTM signals including the clock. However, it is recommended to reset the Sequencer and set the desired clock source by VME:

| Seq | s_base+0x00 | D30=1 | Sequencer FIFO reset (clear) |
|-----|-------------|---------|--------------------------------------|
| Seq | S_BASE+0x00 | D31=1 | Sequencer reset (see 5.2.1, p. 21) |
| Seq | S_BASE+0x08 | D00=ttm | TTM or ext. clock (see 5.2.2, p. 22) |

Seq S_BASE+0x0c D00=q ext. or quartz clock (see 5.2.2, p. 22)

NB: The switch on the Sequencer front panel has be be in "INT" (left) position and internal mode (see 5.2.1, p. 21) has to be selected to enable the internal quartz clock. The TTM clock can only be chosen in external mode (power-on default), while the front panel input clock is selectable regardless of switch or mode.

2.1.3 Reset FADCTF

Although the FADCTF should be in normal data taking mode by default after power-on, it is recommended to send a general reset by VME which definitely sets it to that state:

FADCTF F_BASE+0x3c0000 D31...00=x FADCTF reset (see 4.2.1, p. 11)

NB: The reset signal is issued by any write operation to this VME address regardless of the data bits.

2.2 Modes of operation

After everything is properly initialized, the user must decide in which mode the FADCTF shall be put. In the final environment of the FADC system, there will be 3 different modes of operation described below.

2.2.1 Normal data taking

The normal data acquisition under the control of the TTM system and with PCI-Link output is the default condition after power-on or after a general reset (GENRES). Thus, no more settings are required.

2.2.2 External test mode (nibble or transparent mode)

Each VA1TA will present one channel in transparent mode that is digitized and read out by the FADC system. This mode requires clock, start and ADC clock signals from the TTM system (EFT should be low). The following VME registers are linked to the external test mode:

 FADCTF
 F_BASE+0x018800
 D02=1
 external test mode (see 4.2.2.1.2, p. 14)

 FADCTF
 F_BASE+0x018800
 D02=1
 external test mode (see 4.2.2.1.2, p. 14)

 FADCTF
 F_BASE+DAPx
 D01=0|1
 5 or 20MHz (see 4.2.2.2.3, p. 15)

NB: The sample taking clock has to be set for each DAP unit (addresses: DAP 2/3/4 = 0x001000 / 0x002000 / 0x003000, DAP E/C/7 = 0x005000 / 0x002000 / 0x003000)

DAP 5 / 6 / 7 = 0x005000 / 0x006000 / 0x007000 J.

2.2.3 Internal test mode

This mode is used to find potential errors within a module or a crate and does not require TTM system or the PCI-Link. Instead, one can use VME commands on the Sequencer to create the necessary input signals. First of all, the Sequencer must be set into the internal test mode (requires the front panel switch in "INT" (left) position):

SeqS_BASE+0x00D00=1Sequencer internal mode (see 5.2.1, p. 21)The signals for a readout cycle can be generated by the Sequencer using

Seq S_BASE+0x04 D00=1 Generate readout cycle (see 5.4.1, p. 23)

NB: There are additional options for the readout cycle which are described in chapter *5.4.1*, p. 23.

2.3 VME implementation

Many registers allow write and read operations, but in most cases these functions are not accessing the same registers. Thus, writable registers usually cannot be read back (except for the TIP1_B register in the Timing Control Unit of the FADCTF).

We are sorry that the VME implementation is a bit confusing and not really intuitive, because it is historically grown. During the development, features were added continuously, but we refrain from re-designing the protocol since this would have large implications on existing software.

2.4 VME command notation

The VME commands shown here are in the National Instruments CVI notation, which consists of the write command

VXIout(type,address,bytes,data)

and the similar read command

```
VXIin(type,address,bytes,&data)
```

The first argument specifies the type of VME transfer (address modifier), followed by the address (up to 32 bits), the number of bytes to be transferred (1, 2 or 4) and the data word (up to 32 bits) to be written or read. With this knowledge, the input/output functions can be easily translated to match the requirements of other systems (such as the Sparc CPU).

All surrounding code is written in plain C language.

3 Addresses and coding

3.1 VME base addresses

Each VME module will get its own A32 address space. Basically, the numbering scheme will follow the slot numbers for what concerns the Sequencer and the FADCTF modules. Moreover, we have to distinguish two crates (r ϕ and rz).

| Crate | VME base address bits A31A24 |
|-------|------------------------------|
| rφ | Slot number |
| rz | Slot number + 0x20 |

Since the Sequencer must be inserted in slot 3, it will have the base address 0x03000000 in the $r\phi$ crate and 0x23000000 in the rz crate. The illustration below gives an overview of all base addresses.



3.2 Mechanical coding

3.2.1 Crates

Mechanical coding has been introduced to prevent the modules from wrong insertion. The reason for this are the LO (and optionally L1.5) trigger processor interconnections: Two output buses must not be connected together or the Altera chips will take damage from overheating.

Plastic pins are inserted at each slot of the crate (3 at bottom and 3 on top) and on the counterpart of the FADCTF modules. By this method, a module can only be inserted in a matching slot.

In total, there are 6 different LO firmware versions: One for Left, Middle and Right modules each in $r\phi$ and rz crates. This is reflected by 6 different mechanical codings as shown below. With equal codes for top an bottom pins for each slot, one (mechanically equal) red pin indicates is detached at left, middle or right position to indicate the type of module. Module (or segment) triplets are equal, and so is the mechanical coding, which is identical e.g. for slots 4,7,10,13,16,19 as well as the LO processor.

The code pins are oriented horizontally and vertically in $\boldsymbol{r}\boldsymbol{\phi}$ and $\boldsymbol{r}\boldsymbol{z}$ crates, respectively.



IMPORTANT: The pin coding in the VME crates must never be removed since it prevents wrong insertion of modules which can damage the LO processor Altera. We decline any responsibility for the consequences of such action.

3.2.2 FADCTF modules

The FADCTF modules are be equipped with pins that match the crate coding. All valid combinations of slot number, coding, module type and VME base address are shown in the table below. NB: The codes are shown when looking from the rear (VME connector side) towards the back of the FADCTF front panel.

| Crate | Coding (rear view) | Slot | VME base address |
|-------|-----------------------|------|---------------------|
| | | 4 | 0x04 |
| | | 7 | 0x07 |
| | | 10 | 0x0a |
| | | 13 | OxOd |
| | | 16 | 0x10 |
| | | 19 | 0x13 |
| U D | | 5 | 0x05 |
| at | | 8 | 0x08 |
| | M | 11 | OxOb |
| 0 | | 14 | 0x0e |
| 5 | | 17 | Ox11 |
| | | 20 | 0x14 |
| | | 6 | 0x06 |
| | | 9 | 0x09 |
| | R | 12 | OxOc |
| | | 15 | OxOf |
| | | 18 | 0x12 |
| | | 21 | 0x15 |
| | | 4 | 0x24 |
| | | 7 | 0x27 |
| | | 10 | 0x2a |
| | | 13 | 0x2d |
| | | 16 | 0x30 |
| | | 19 | 0x33 |
| C | | 5 | 0x25 |
| at | | 8 | 0x28 |
| E C | М | 11 | 0x2b |
| | | 14 | 0x2e |
| | | 17 | 0x31 |
| | | 20 | 0x34 |
| | | 6 | 0x26 |
| | | 9 | 0x29 |
| | R | 12 | 0x2c |
| | | 15 | 0x2f |
| | | 18 | 0x32 |
| | | 21 | 0x35 |

4 FADCTF

4.1 Address space

Each module within a crate will have its own A32 address space representing a contiguous data block of 16MB (bits A23...A0).

Bits A31...A24 of the base address can be selected by two switches which are located close to the rear end of the PCB between The VME connectors P1 and P2. Each switch provides a range of 0x0...0xF, resulting in a total space of 256 different addresses. Switch SW2 serves the highest 4 bits, while SW1 sets bits A27...A24, as indicated in the drawing below.



The address bits A23 and A22 are reserved for the broadcast mode. If these bits are both set, every FADCTF module reacts regardless of address bits A31...A24. This is useful e.g. to generate a global, synchronous test pulse or to globally turn on/off the Fast-Or counters.

Let's call a module's base address ${\tt F_BASE}.$ All VME addresses in the tables within this document are shown in HEX format.

4.2 Bus systems

4.2.1 Overview

A FADCTF module has a total number of 7 internal buses which are all accessible by VME.

- 2 parallel buses (Local Bus 1 and 2)
- 2 serial buses (DAC and LO processor)
- 3 JTAG buses

These bus systems and their VME connectivity will be described in detail below.

A general reset (RES) issued by VME affects the parallel buses 1 and 2 and puts the module into a state ready for normal data taking; i.e. all registers are set for that purpose.

The VME addresses (relative to $_{\rm F_BASE}$) of the individual buses are shown in the table below.

| Bus | VME address (rel to F_BASE) | Description |
|--------------|--------------------------------|---|
| Local Bus 1 | 0x000000 | Data Processors, Timing Control, L1.5 Proc. |
| Local Bus 2 | 0x020000 | Final Memory |
| Serial Bus 1 | 0x040000 | Write/read LO processor |
| STROSEQ1 | 0x080000 | Strobe for Sequencer V1 (obsolete) |
| Serial Bus 2 | 0x0c0000 | Load DACs |
| | 0x100000 | JTAG write IOP |
| JIAG BUS I | 0x140000 | JTAG read IOP |
| | 0x180000 | JTAG write DAPs |
| JIAG BUS Z | 0x1c0000 | JTAG read DAPs |
| | 0x240000 | JTAG write TIP |
| JIAG BUS 3 | 0x280000 | JTAG read TIP |
| NCONFIG | 0x2c0000 | Reload Alteras from EEPROMs |
| RES | 0x3c0000 | Strobe for general Reset (Data Processors, Timing Control, L1.5, Final Memory, Local Buses 1 & 2) |

4.2.2 Local Bus 1 — (A17...A21)=0

This bus contains of 16-bit wide address and data lines, address strobe, write strobe, read strobe and the general reset lines. It is accessible by VME with the address lines (A17...A21)=0 and communicates with the Timing Control Unit (TIP1), the Data Processors (DAPx) and the (optional) simple L1.5 Trigger Processor (TRP1).

A general reset is issued by a write operation to the VME address ${\tt F_BASE}$ +0x3c0000.

The table below shows an overview of all devices on Local Bus 1; details are given on the following pages.

| | VME bus addr bit: | s 16 | 15 | 14 | 113 | 3 12 | ÷ | 1 | 6 | ø | ~ | 9 | 5 | 4 | ς | 2 | - | Data/Meaning |
|----------|--------------------|------|----|----|----------|------|----------|----------|----------|----|---|------|---------|----------|-------|-----|---|--|
| | offset from F BASE | | | | | | | _ | | | | | | _ | | | | |
| DAP2 | 0x001000 | 0 | 0 | 0 | 0 | - | Ö | #: H | ΜE | # | | | | | | | | |
| DAP3 | 0×002000 | 0 | 0 | 0 | 1 | 0 | Ū | #: H | ШШ | #: | | | | | | | | |
| DAP4 | 0×003000 | 0 | 0 | 0 | - | - | Ö | #: H | ME | #: | | | | | | | | READOUT EVENTBUFFER FIFOS |
| DAP5 | 0×005000 | 0 | 0 | - | 0 | - | Ū | #: H | ME | #: | | | | | | | | |
| DAP6 | 0×006000 | 0 | 0 | - | - | 0 | Ō | #: H | ¥ | # | | | | | | | | |
| DAP7 | 0x007000 | 0 | 0 | - | 1 | 1 | Ö | #. H | ME | # | | | | | | | | |
| | | | | | | | | | | | | | | | | | | |
| THPD2 | 000600X0 | 0 | ~ | 0 | 0 | - | Ö | #: H | × | × | | seve | n bit a | addre | ss ra | nge | | |
| THPD3 | 0x00a000 | 0 | ~ | 0 | - | 0 | Ū | #: H | × | × | | seve | n bit | addre | ss ra | nge | | |
| THPD4 | 0x00b000 | 0 | - | 0 | 1 | 1 | Ū | #: H | × | × | | seve | n bit a | addre | ss ra | nge | | WRITE AND READ THRESH+PED RAM |
| THPD5 | 000P00×0 | 0 | - | - | 0 | - | Ö | #: H | × | × | | seve | n bit a | addre: | ss ra | nge | | 10 bit data |
| THPD6 | 0x00e000 | 0 | ~ | - | - | 0 | Ö | #: H | × | × | | seve | n bit a | addre | ss ra | nge | | |
| THPD7 | 0x00f000 | 0 | - | - | - | 1 | Ö | #: H | × | × | | seve | n bit a | addre: | ss ra | nge | | |
| | | | | | | | _ | | | | | | | - | | | | |
| DAP2 REG | 0x011000 | - | 0 | 0 | 0 | - | Ō | #: T | | | | | | | | | | |
| DAP3 REG | 0x012000 | - | 0 | 0 | - | 0 | Ū | #: # | | | | | | - | | | | (16-bit counters) |
| DAP4 REG | 0x013000 | - | 0 | 0 | - | - | Ö | #: H | | | | | | \vdash | | | | READ FAST-OR TRIGGER COUNTER |
| DAP5 REG | 0x015000 | - | 0 | - | 0 | - | Ū | #: H | | | | | | | | | | WRITE DAP REG (without CH#; common to all 4 channels |
| DAP6 REG | 0x016000 | - | 0 | - | - | 0 | Ū | #: H | | | | | | | | | | D0=0: positive VA1TA signals, 1=negative signals |
| DAP7 REG | 0x017000 | - | 0 | - | - | - | Ū | #: H | | | | | | | | | | D1=0: 5MHz ADC readout, 1=20MHz ADC readout |
| | | | | | | | | | | | | | | | | | | |
| TRD2 | 0x019000 | 1 | 1 | 0 | 0 | 1 | | | | | | | | | | | | |
| TRD3 | 0x01a000 | - | ~ | 0 | - | 0 | | | | | | | | | | | | |
| TRD4 | 0x01b000 | - | - | 0 | - | - | | | | | | | | | | | | READ L1.5 hitmap DATA |
| TRD5 | 0x01d000 | - | ~ | - | 0 | - | | | | | | | | | | | | 4 x 128 bit deep FIFO |
| TRD6 | 0x01e000 | - | - | - | 1 | 0 | | | | | | | | | | | | |
| TRD7 | 0x01f000 | - | - | - | - | - | | | | | | | | | | | | |
| TIP1 | 0×018000 | ~ | ~ | c | C | С | C | C | C | c | C | c | С | c | c | С | С | TIMING CONTROL ALTERA |
| | | | | ' | ' | | | - | ' | | | | ľ | | | · | | D0=1: use internal event number: 0: use TTM ev.nr. |
| | | | | | | | | | | | | | | | | | | D1=1: increase internal event number |
| | | | | | | | | | | | | | | | | | | D4=1: disable DAP->final memory transfer upon L1.5 |
| TIP1 | 0x018800 | - | - | 0 | 0 | 0 | Ē | P | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | TIMING CONTROL ALTERA |
| | | | | | | | ┢ | - | | | | | | ┢ | | | | D0=1: enable Fast-Or counters; 0: disable counters |
| | | | L | L | \vdash | | \vdash | \vdash | \vdash | | L | | | - | | | | D1=1: reset Fast-Or counters |
| | | | | | | | | | | | | | | | | | | D2=1: enable external test mode |
| | | | | | | | | | | | | | | | | | | D3=1: generate internal start signal |
| | | | | | | | | | | | | | | | | | | D4=1: set test pulse high, 0: low |
| | | | | | | | | | | | | | | | | | | |
| TRP1 | 0x01c000 | - | - | - | 0 | 0 | × | × | × | × | × | × | × | × | × | × | × | L1.5 TRIGGER ALTERA (unused) |

4.2.2.1 Timing Control - TIP1

4.2.2.1.1 Event number and DAP/Final Memory

| VME bus addr/data bit | s 16 | 15 | 14 | 13 | 12 | | 11 | 10 | 9 | 8 | | 7 | 6 | 5 | 4 | | 3 | 2 | 1 | 0 |
|--|--|---|---|--|--|------------------------|---|---|------------------------|----------------------------|--------------------------|----------------------|------------------|---------|---------------|-------------|-----|-------------|------|---|
| offset from F_BAS | E | | | | | | | | | | | | | | | | | | | _ |
| Address 0x018000 | 1 | 1 | 0 | 0 | 0 | | 0 | 0 | 0 | 0 | | 0 | 0 | 0 | 0 | | 0 | 0 | 0 | |
| Data write | | X | Х | Х | Х | | Х | Х | Х | Х | | Х | Х | Х | С | | Х | Х | b | а |
| a=0 a=1 b=0 b=1 c=0 c=1 | use use incre norr disa in th | TTM intern ease i nal D/ ble D/ iis mo | event al event ntern AP->f de the | t num ent n al ev ïnal r final r e DA | nber umbe ent n memo P eve | er un ory ory | (for t nber v tran v trar t buf | est p (use isfer isfer fer Fl | ful or upor ("NC | nly w L1. _AL can | vith 5 a JT(be | acce ORE e rea |) AD" d ou | , for t | test p VME | ourp (us | ose | es); ME= | =0), | |

4.2.2.1.2 Fast-Or counter, ext. test mode, start, test pulse

| VME | bus addr/data bits | 16 | 15 | 14 | 13 | 12 | | 11 | 10 | 9 | 8 | | 7 | 6 | 5 | 4 |] | 3 | 2 | 1 | 0 |
|---------|--------------------|------------------|--|----------------|-------------|----------------|------|-------|---------|---------|-------|-----|-------|-------|-----|-------|-----|-------|----|---|---|
| (| offset from F_BASI | Ξ | | | | | | | | | | | | | | | | | | | |
| Address | 0x018800 | 1 | 1 | 0 | 0 | 0 | | 1 | 0 | 0 | 0 | | 0 | 0 | 0 | 0 | | 0 | 0 | 0 | |
| Data | write | | Х | х | х | Х | | х | Х | х | х | | Х | х | х | е | | d | С | b | а |
| Data | read | | Х | Х | Х | Х | | Х | Х | Х | Х | | Х | Х | Х | е | | d | С | b | а |
| | a=0 a=1 | disab enabl | le Fas e Fas | st-Or st-Or | cou cour | nters nters | ; ((| globa | al line | e to a | II DA | ٩ | s) | | | | | | | | |
| | b=0 b=1 | reset | Fast- | Or c | ounte | ers ((| glo | bal l | line to | o all I | DAP | s) | | | | | | | | | |
| | c=0 c=1 | norma enabl | normal data taking enable external test mode (nibble or transparent mode) | | | | | | | | | | | | | | | | | | |
| | d=0 d=1 | gener | rate ir | itern | al sta | art si | gn | al ar | nd thu | us ini | tiate | st | orag | e of | 128 | ADC | sa | ample | es | | |
| | e=0 e=1 | set te set te | st pul st pul | se L se H | ow IIGH | NB: | te | st pı | ulse i | s AC | -cou | ple | ed | | | | | | | | |
| | NB: The 16-bit | values | writte | en to | the | this r | eç | giste | r can | be r | ead I | ba | ck oi | n the | sam | ne ao | ddr | ess. | | | |

(intended for testing Local Bus 1)

4.2.2.2 Signal Processing – DAPx

4.2.2.2.1 Read ADC event buffer FIFOs

| | | VME bus addr bits | 16 | | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---------|----------------------|--------------------------------|----------------------|-------------------------|-------------|-----|----|----|----------|----|----------------|---|---------------|---------------|---------------|-------------------|---------------|---------------------------|-----|---|
| | (| offset from F_BASE | | | | | | | | | | | | | | | | | | | |
| DAP2 | Address | 0x001000 | 0 | | 0 | 0 | 0 | 1 | CH | :# | ME | :# | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| DAP3 | Address | 0x002000 | 0 | | 0 | 0 | 1 | 0 | CH | :# | ME | :# | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| DAP4 | Address | 0x003000 | 0 | | 0 | 0 | 1 | 1 | CH | :# | ME | :# | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| DAP5 | Address | 0x005000 | 0 | | 0 | 1 | 0 | 1 | CH | :# | ME | :# | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| DAP6 | Address | 0x006000 | 0 | | 0 | 1 | 1 | 0 | CH | :# | ME | :# | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| DAP7 | Address | 0x007000 | 0 | | 0 | 1 | 1 | 1 | CH | :# | ME | :# | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| | Data | read | | | sto | sta | е | е | е | е | d | d | | d | d | d | d | d | d | d | d |
| | | sto sta e d | stop stari 4-bit 10-b | b tb te bit | it it vent ADC | num data | ber | | | CH ME | | 2-bit 2-bit | F | hann IFO r | el nu numl | umbe ber (| er (one one of | of 4 4 FII | input ⁻ Os) | :s) | |

4.2.2.2.2 Read/Write Pedestal+Threshold memory

| | | VME bus addr bits | 16 | 15 | 14 | 13 | 12 | 11 10 | ļ | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|---------|--------------------|----|----|----|----|----|-------|---|---|---|---|---|---|---|---|---|---|---|
| | (| offset from F_BASE | | | | | | | | | | | | | | | | | |
| THPD2 | Address | 0x009000 | 0 | 1 | 0 | 0 | 1 | CH :# | (| 0 | 0 | а | а | а | а | а | а | а | |
| THPD3 | Address | 0x00a000 | 0 | 1 | 0 | 1 | 0 | CH :# | (| 0 | 0 | а | а | а | а | а | а | а | |
| THPD4 | Address | 0x00b000 | 0 | 1 | 0 | 1 | 1 | CH :# | (| 0 | 0 | а | а | а | а | а | а | а | |
| THPD5 | Address | 0x00d000 | 0 | 1 | 1 | 0 | 1 | CH :# | (| 0 | 0 | а | а | а | а | а | а | а | |
| THPD6 | Address | 0x00e000 | 0 | 1 | 1 | 1 | 0 | CH :# | (| 0 | 0 | а | а | а | а | а | а | а | |
| THPD7 | Address | 0x00f000 | 0 | 1 | 1 | 1 | 1 | CH :# | (| 0 | 0 | а | а | а | а | а | а | а | |
| | Data | write | | 0 | 0 | 0 | 0 | 0 0 | | t | t | t | t | t | t | t | t | t | t |
| | Data | read | | 0 | 0 | 0 | 0 | 0 0 | | t | t | t | t | t | t | t | t | t | t |

t 10-bit threshold data

a 7-bit strip (channel) number (0...127)

CH 2-bit channel number (one of 4 inputs)

4.2.2.2.3 Read Fast-Or trigger counters

| | | VME bus addr bits | 16 | | 15 | 14 | 13 | 12 | 11 10 | 9 | 8 | 7 | 6 | 5 | 4 | ĺ | 3 | 2 | 1 | 0 |
|----------|---------|--------------------|----|--|----|----|----|----|-------|---|---|---|---|---|---|---|---|---|---|---|
| | | offset from F_BASE | | | | | | | | | | | | | | | | | | |
| DAP2_REG | Address | 0x011000 | 1 | | 0 | 0 | 0 | 1 | CH :# | 0 | 0 | 0 | 0 | 0 | 0 | | 0 | 0 | 0 | |
| DAP3_REG | Address | 0x012000 | 1 | | 0 | 0 | 1 | 0 | CH :# | 0 | 0 | 0 | 0 | 0 | 0 | | 0 | 0 | 0 | |
| DAP4_REG | Address | 0x013000 | 1 | | 0 | 0 | 1 | 1 | CH :# | 0 | 0 | 0 | 0 | 0 | 0 | | 0 | 0 | 0 | |
| DAP5_REG | Address | 0x015000 | 1 | | 0 | 1 | 0 | 1 | CH :# | 0 | 0 | 0 | 0 | 0 | 0 | | 0 | 0 | 0 | |
| DAP6_REG | Address | 0x016000 | 1 | | 0 | 1 | 1 | 0 | CH :# | 0 | 0 | 0 | 0 | 0 | 0 | | 0 | 0 | 0 | |
| DAP7_REG | Address | 0x017000 | 1 | | 0 | 1 | 1 | 1 | CH :# | 0 | 0 | 0 | 0 | 0 | 0 | | 0 | 0 | 0 | |
| | Data | write | | | Х | х | Х | Х | х х | Х | Х | Х | х | Х | Х | | Х | Х | b | а |
| | Data | read | | | С | С | С | С | C C | С | С | С | С | С | С | | С | С | С | С |

| a=0 a=1 | positive VA1TA signals negative VA1TA signals | common to all 4 input channels (set CH=00) |
|------------|---|--|
| b=0 b=1 | 5MHz ADC readout 20MHz ADC readout | , |

c 16-bit Fast-Or trigger counter (enable/disable/reset in TIP1) NB: Fast-Or is a gate to the 20MHz clock for the counter,

thus counting depends on Fast-Or width

4.2.2.2.4 Read hitmap L1.5 data

| | | VME bus addr bits | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---------|--------------------|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| | (| offset from F_BASE | | | | | | | | | | | | | | | | | |
| TRD2 | Address | 0x019000 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| TRD3 | Address | 0x01a000 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| TRD4 | Address | 0x01b000 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| TRD5 | Address | 0x01d000 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| TRD6 | Address | 0x01e000 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| TRD7 | Address | 0x01f000 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | Data | read | | х | Х | х | Х | х | Х | Х | Х | х | х | Х | х | Х | х | Х | Z |

serialized hitmap data for L1.5 trigger

multiplexed from 4 input channels (4 x 128 bit deep FIFO)

4.2.2.3 Simple L1.5 processor

z

| | VME bus addr bits | 16 |] [| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|--------------------|----|-----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| | offset from F_BASE | | | | | | | | | | | | | | | | | | |
| Address | 0x01c000 | 1 | | 1 | 1 | 0 | 0 | Х | Х | Х | Х | Х | Х | х | Х | х | Х | Х | |

Currently not implemented.

4.2.3 Local Bus 2 — A21=A01=1, (A20...A02)=0

This bus also uses 16-bit wide data lines. It is accessible by VME with the address lines A21=1, (A20...A02)=0, A01=1 and communicates with the Final Memory Unit (DACPR1).

4.2.3.1 Final Memory

| VM | E bus addr/data bits | 21 20 | 1 L | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 1 | 1 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------------|---|---|---|--|--|--|-------------------------------|----------------------------------|----------------------|----------------|-----------|---|------|----|----|----|----|----|----|----|----|----|----|
| | offect from E. BASE | = | | | | | | | | | | | | | | | | | | | | | |
| DACPR1 Address | 0x200002 | 1 0 | П | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | |
| Data | write | | Ħ | | ÷ | | - | x | x | x | x | , | x | x | x | x | x | x | x | d | С | b | а |
| Data | read, a=0 | | | | | | | х | х | х | х |) | x | х | х | х | х | х | х | х | х | х | f |
| Data | read, a=1, b=0 | | | | | | | sto | sta | е | е | 6 | e e | du |
| Data | Data read, a=1, b=1 Sto sta ch ch ch dd dd dd a=0 read FIFO empty flag a=1 read Final Memory FIFO | | | | | | | | | | | | | | | dd |
| | a=0 a=1 b=0 b=1 c=0 & d=0 c=1 & d=0 c=0 & d=1 f sto sta e ch dd | read FIF read Fir read bits read bits normal of test moor test moor FIFO en stop bit start bit 4-bit eve channel 10-bit A | FO e al N s 0 s 16 data de F de F npty ent r nur DC | empt Memo 15 c 31 POST PREF PREF y flag numb mber data | y flag ory F of Fir of F put ti TFIFO I (onl ber (0 of "c | g iIFO nal M iinal M hroug O V with 12) down | emoi Memo h PC n a=0 | ry (or ory (c CI-Lin)) | ly wit nly w k | h a= iith a | 1) =1) | | | | | | | | | | | | |

When the toggle test mode is enabled, Final Memory contents are read out, but the data are replaced by alternating all zeros and all ones, thus presenting the maximum load onto the PCI-Link output lines for test purposes. Once the final memory is empty, no more O/1 will be pushed out.

Only a half-word (16 bits) of the 32-bit data word can be read out at a time due to limitations in the I/O pins of the used Altera devices. However, since the data is stored in a FIFO, one cannot read both half-words of the same data packet, since the FIFO is already cleared by the readout of one half-word and the next readout refers to the next event data. This procedure may be subject to future changes.

The final memory 32-bit data word, as it appears on the PCI-Link output, is shown below.

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----|----|----|-----|------|----|----|----|----|-------|----|-----|------|----|----|----|-----|-----|----|-----|-----|----|---|---|----|-------|----|------|-------|----|---|---|
| PAR | 0 | | Eve | nt # | | | | 10 | bit A | DC | dat | a do | wn | | | STO | STA | С | han | nel | # | | | 1(|) bit | AD | C da | ata u | ıp | | |

4.2.4 Serial Bus 1 — LO (A21...A19)=0, A18=1 and (A17...A03)=0

This serial bus is transparent to VME with the address lines (A21...A19)=0, A18=1 and (A17...A03)=0 and communicates with the L0 trigger processor.

This bus is used to read the LO trigger counters, of which one simply counts the LO pulses while the other counts the VME clock gated with that LO trigger pulses. Moreover, the upper or lower half of the 16 lines of interconnection between FADCTF modules can be enabled for output. NB: This is only an additional measure to avoid shorting of two outputs. Nevertheless, the LO trigger processor Altera device must be properly configured such that the proper pins are defined as an output.

4.2.4.1 Enable/reset LO counters

| VME | bus addr/data bit | s 21 | 20 |] | 19 | 18 | 17 | 16 |] | 15 | 14 | 13 | 12 |] | 11 | 10 | 9 | 8 |] [| 7 | 6 | 5 | 4 |] | 3 | 2 | 1 | 0 |
|---------|-------------------|---------------|-----------------|-----------|----------------|--------|---------|-------|---|----|----|----|----|---|----|----|---|---|-----|---|---|---|---|---|---|---|---|---|
| | offset from F_BAS | E | | | | | | | | | | | | | | | | | | | | | | | | | | _ |
| Address | 0x040000 | 0 | 0 | | 0 | 1 | 0 | 0 | | 0 | 0 | 0 | 0 | | 0 | 0 | 0 | 0 | | 0 | 0 | 0 | 0 | | 0 | 0 | 0 | |
| Data | write | | | | | | | | | х | Х | Х | Х | | х | Х | Х | х | | х | х | Х | Х | Г | Х | х | r | е |
| | e=0 e=1 | disa enal | ble b | bot ot | th co h coi | unter | rs s | | | - | | | | | | | | | | | | | | | - | | | |
| | r=0 r=1 | no r (stat | eset tic) re | es | et fo | r botl | h cou | unter | s | | | | | | | | | | | | | | | | | | | |

4.2.4.2 Read LO counters

4.2.4.2.1 Read straight LO counter

| VME | bus addr/data bits | 21 | 20 | Γ | 19 | 18 | 17 | 16 | 1 | 51 | 14 | 13 | 12 | ſ | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|--------------------|----|----|---|----|----|----|----|---|-----|----|----|----|---|----|----|---|---|---|---|---|---|---|---|---|---|
| | | _ | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | ffset from F_BASE | - | | | | | | | | | | | | | | | | | | | | | | | | |
| Address | 0x040000 | 0 | 0 | | 0 | 1 | 0 | 0 | (|) (| 0 | 0 | 0 | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Data | read | | | | | | | | (| i k | d | d | d | | d | d | d | d | d | d | d | d | d | d | d | d |

d 16-bit counter for L0 pulses

4.2.4.2.2 Read VME system clock gated LO counter

| VME b | ous addr/data bits | 21 | 20 | E | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | [| 3 | 2 | 1 | 0 |
|---------|--------------------|----|----|---|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|---|
| off | fset from F_BASE | - | | | | | | | | | | | | | | | | | | | | | | | _ |
| Address | 0x040002 | 0 | 0 | | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | 0 | 0 | 1 | |
| Data | read | | | | | | | | d | d | d | d | d | d | d | d | d | d | d | d | | d | d | d | d |

d 16-bit counter for VME system clock gated with L0 pulses

4.2.4.3 Module interconnection links

| VME | bus addr/data bit | s 21 | 20 |] [| 19 | 18 | 17 | 16 | | 15 | 14 | 13 | 12 |] | 11 | 10 | 9 | 8 |] | 7 | 6 | 5 | 4 |] | 3 | 2 | 1 | 0 |
|---------|-------------------|--------------|----------------|-------------|----------------|------------------|-----------------|------------------|----------|--------------|------------------|---------------|------|-------------|------------------|-----------|---|---|---|---|---|---|---|---|---|---|---|---|
| 0 | offset from F_BAS | E | | | | | | | | | | | | | | | | | | | | | | | | | | _ |
| Address | 0x040006 | 0 | 0 | | 0 | 1 | 0 | 0 | | 0 | 0 | 0 | 0 | | 0 | 0 | 0 | 0 | | 0 | 0 | 0 | 0 | | 0 | 1 | 1 | |
| Data | write | | | | | | | | | х | х | Х | Х | | Х | Х | х | Х | | Х | Х | Х | Х | | Х | Х | | u |
| | u=0 u=1 | disa enal | ble c ble o | out | put c out o | of upp of upp | per h ber h | alf o alf of | fn fm | nodu nodu | ile in le int | terco erco | nneo | cti ctio | on lir on lin | ıks ks | | | | | | | | | | | | |
| | I=0 I=1 | disa enal | ble c ble o | out outp | put c out o | of low of low | ver h ver ha | alf of alf of | f m m | nodu odul | le int e inte | erco erco | nnec | ctio tic | on lin on lin | ks ks | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

u=1, I=1 not allowed, both outputs are disabled

4.2.5 Serial Bus 2 - DAQ (A21...A20)=0,

(A19...A18)=1 and (A17...A01)=0

This serial bus is transparent to VME with the address lines (A21...A20)=0, (A19...A18)=1 and (A17...A01)=0 and communicates with the DACs for the baseline shift of each input channel.

The 8-bit DACs used on the FADCTF boards are four Analog Devices DAC8841 with 8 outputs each. They have serial address/data and clock lines and need a strobe signal to set the output. The graph below shows a load cycle, where the DAC expects 4 address bits followed by 8 data bits and finally a load signal which actually executes the request.



Moreover, the DACs can be set to the central value (0x80) when a signal is applied to the Preset input.

The address/data, clock and preset lines are common to all four DACs, only the Load strobes are individual. Due to historical reasons, the first and last DACs are only utilized by 50%.

The matching between analog inputs (1...24) and DACs (8 channels each) can be found in the table below. The input numbering scheme follows the drawing in the FADC User's Manual (top to bottom).

| Input | DAC |
|----------|-------|
| INP1-4 | DAC 1 |
| INP5-8 | |
| INP9-12 | DAU Z |
| INP13-16 | |
| INP17-20 | DAU 3 |
| INP21-24 | DAC 4 |

As mentioned above, only 4 out of 8 outputs are used on DAC 1 and DAC 4.

The VME address map is shown below:



```
Sample Function: Set a specific DAC to a specified 8 bit value.
```

```
void LOAD_DAC8841(int inp, int ivalue)
// inp = 1...24 (corresponding input channel)
// ivalue = 0...255 (8-bit DAC value)
{
  int i;
   /* Send serial address */
   for (i=0;i<4;i++)
   {
     VXIout(3,F_BASE+DAC_Strobe,2,((((inp+3)&7)+1) & (8>>i)) ? 3 : 2);
   }
   /* Send serial data value */
   for (i=0;i<8;i++)</pre>
   {
     VXIout(3, F_BASE+DAC_Strobe, 2, (ivalue & (128>>i)) ? 3 : 2);
   }
   /* Load DAC value */
  VXIout (3, F_BASE+DAC_Strobe, 2, 0x10<<((inp+3)>>3));
}
```

5 Sequencer

5.1 Address Space

Very similar to the FADCTF modules, the Sequencer will have its own A32 address space representing a contiguous data block of 16MB (bits A23...AO). The highest 8 address bits can be selected by two hex switches on the PCB, which are located close to the rear end between the P1 and P2 connectors.



The type of VME transfer should be set for non-privileged 32 bit data access. Concerning the address modifier lines, only AM5=0 (32 bit data) is required, we don't care about AMO...AM4.

Let's call the base address of the Sequencer **s_BASE**.

5.2 General functions

There is an "int"/"ext" switch on the Sequencer front panel. As long as it is set to "ext" (right) position, the Sequencer will only repeat the TTM signals regardless of the VME register settings. However, it is possible to select the clock source to either TTM or the LEMO front panel input. The latter expects TTL levels and has an adjustable threshold between 550 and 2950mV.

Alternatively, the internal quartz clock (and the standalone test functions) can only be enabled if the switch is in "int" position.

5.2.1 Reset, TTM or standalone

| | VME bus addr bits | 31 | 30 | 29 | 28 | | 11 | 10 | 9 | 8 | | 7 | 6 | 5 | 4 | 1 | 3 | 2 | 1 | 0 |
|---------|--|--|--|---|---|---------------------------|------------------------------|-------------------------|------------------------|-------------------------|-------------------|-------------------|------|------|-------|----|---|---|---|---|
| | offset from S_BASE | | | | | • | | | | | | | | | | | | | | |
| Address | 0x00 | | | | | | 0 | 0 | 0 | 0 | | 0 | 0 | 0 | 0 | | 0 | 0 | 0 | |
| Data | write | sr | fr | Х | Х | | Х | Х | Х | Х | | Х | х | х | Х | | х | х | Х | i |
| | sr=0 sr=1 fr=0 fr=1 i=0 i=1 | Seq FIF(exte inter requ | uenc D res rnal rnal r iires | er re et (c mode node front | eset elear) e: rep e: ger e-pan | peat/o nerato el sw | distril e all s itch i | oute signa n "int | TTM Is by " (lef | sign ⁄ VMI ft) po | als E t sit | s rigge ion | ered | sequ | ience | er | | | | |

5.2.2 Clock source

| | VME bus addr bits | 31 | 30 | 29 | 28 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|--------------------|----|----|----|----|--------|----|---|---|---|---|---|---|---|---|---|-----|
| | offset from S_BASE | | | | | | | | | | | | | | | | _ |
| Address | 0x08 | | | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | |
| Data | write | Х | Х | Х | Х | Х | Х | Х | Х | Х | Х | Х | Х | Х | Х | Х | ttm |
| | | | | | | | | | | | | | | | | | _ |
| Address | 0x0c | | | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | |
| Data | write | х | х | х | х | Х | Х | Х | Х | х | х | х | Х | х | Х | х | q |

Clock source selection in external mode (either set by switch or VME):

ttm=0 use TTM clock

ttm=1 use front panel clock input

Clock source selection in internal mode (set by switch and VME):

q=0 use front panel clock input

q=1 use internal quartz oscillator

The table below gives a summary which conditions must be met to select a specific clock source. "—" indicates that this mode is not possible. The clock source is selected by one of ttm or q registers, where the other one is irrelevant. Example: To select the quartz oscillator, internal mode must be enabled both on the front panel switch and by VME, and q set to 1, while ttm is "don't care".

| Front panel | VME mode | Clock sou | rce (ADDR=0) | x08/0x0c) |
|-------------|---------------|-----------|--------------|-----------|
| switch | (ADDR=0x00) | TTM | Front panel | Quartz |
| | don't care | ttm=0 | ttm=1 | _ |
| | External, i=0 | ttm=0 | ttm=1 | — |
| | Internal, i=1 | — | q=0 | q = 1 |

5.3 TTM L1.5 accept

The Sequencer can be used to generate a L1.5 accept ("Reject") signal, which is sent to the TTM with a custom cable. The pulse is then transmitted over the TTM/Sequencer/P2 backplane.

| | VME bus addr bits | 31 | 30 | 29 | 28 | | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 1 | 3 | 2 | 1 | 0 |
|---------|--------------------|----|----|----|----|---|----|----|---|---|---|---|---|---|---|---|---|---|---|
| | offset from S_BASE | | | | | - | | | | | | | | | | | | | |
| Address | 0x3c | | | | | | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | | 1 | 1 | 0 | |
| Data | write | Х | Х | Х | Х | | Х | Х | Х | Х | Х | Х | Х | Х | | Х | Х | Х | r |
| | | | | | | | | | | | | | | | | | | | |

r=0

r=1 generate L1.5 accept pulse on TTM_IO pins 27 and 28 (for test purposes)

5.4 Standalone test functions

Please note that the internal mode only becomes effective if the front panel switch is set to "int" (left) position.

5.4.1 Normal readout cycle(s)

| | VME bus addr bits | 31 | 30 | 29 | 28 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|--------------------|----|----|----|----|--------|----|---|---|---|---|---|---|---|-----|-----|-----|
| | offset from S_BASE | | | | | | | | | | | | | | | | |
| Address | 0x04 | | | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | |
| Data | write | Х | Х | Х | Х | Х | Х | Х | Х | Х | Х | Х | Х | Х | sto | 115 | sta |

| sta= sta= | =0 =1 gene | rate readout sequence (including Fast-Or, EFT, start,) |
|--------------|---------------------|--|
| 15= 15= | =0 do no =1 send | ot send L1.5 accept L1.5 accept after readout |
| sto= | =0 loop | readout sequence forever (until sto=1 is set) |

sto=1 stop after current readout sequence

NB: The sto signal can either be issued together with sta (generating a single sequence) or at any later time (thus stopping after the current sequence has finished)

5.4.2 Simulate external test mode



Initially, the FADCTF boards should be switched to test mode.

A write operation to N_START generates a single ADCCLK5 window.

The width of this window is 200ns for the first 4 calls, then 4x400ns, 4x600ns,...

The number of stored samples depends on 5MHz (1,1,1,1,2,2,2,2,...) or

20MHz (4,4,4,4,8,8,8,8,...) readout speed.

A write operation to N_RESET resets the width of the clock window its initial state.

5.4.3 4-channel analog test output (RJ45)

NB: The front panel input signal is always added to the DAC output.

5.4.3.1 Automatic DAC ramp

| | VME bus addr bits | 31 | 30 | 29 | 28 | | 11 | 10 | 9 | 8 | | 7 | 6 | 5 | 4 | | 3 | 2 | 1 | 0 |
|---------|--------------------|----|----|----|----|---|----|----|---|---|---|---|---|---|---|--|---|---|---|---|
| | offset from S_BASE | | | | | - | | | | | - | | | | | | | | | |
| Address | 0x20 | | | | | | 0 | 0 | 0 | 0 | | 0 | 0 | 1 | 0 | | 0 | 0 | 0 | |
| Data | write | Х | Х | Х | Х | | Х | Х | Х | Х | | Х | Х | Х | Х | | Х | Х | Х | r |

r=0 disable automatic DAC ramp

r=1 enable automatic DAC ramp (200ns per step) during sequencer cycling

5.4.3.2 Set static DAC value

d

| | VME bus addr bits | 31 | 30 | 29 | 28 | 11 | 10 | 9 | 8 | | 7 | 6 | 5 | 4 | [| 3 | 2 | 1 | 0 |
|---------|--------------------|----|----|----|----|--------|----|---|---|---|---|---|---|---|---|---|---|---|---|
| | offset from S_BASE | | | | | | | | - | - | | | | | _ | | | | |
| Address | 0x1c | | | | | 0 | 0 | 0 | 0 | | 0 | 0 | 0 | 1 | | 1 | 1 | 0 | |
| Data | write | Х | х | х | Х | Х | х | х | Х | | х | d | d | d | | d | d | d | d |

(static) 7-bit DAC value (requires DAC ramp disabled)

5.5 PCI-Link test input

NB: The PCI-Link cable has to be connected to the dedicated Sequencer input on the front panel.

The PCI-Link data format is explained in the FADC User's Manual.

5.5.1 Read XREQUEST, BUSY and trigger status

| | VME bus addr bits | 31 | 30 | 29 | 28 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | | 3 | 2 | 1 | 0 |
|---------|--------------------|----|----|----|----|--------|----|---|---|---|---|---|-----|---|----|----|-----|-----|
| | offset from S_BASE | | | | | | | | | | | | | _ | | | | |
| Address | 0x04 | | | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Т | 0 | 1 | 0 | |
| Data | read | х | Х | х | х | х | х | х | Х | х | х | х | res | | 11 | 10 | bus | req |

req status of XREQUEST line

bus status of P2_TTM_BUSY (wired-or of all modules on the P2 backplane)

I0 status of P2_L0 (wired-or of all modules on the P2 backplane)

I1 status of P2_L1 (wired-or of all modules on the P2 backplane)

res reserved

5.5.2 Set PCI-Link XENABLE and XREADY

| | VME bus addr bits | 31 | 30 | 29 | 28 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|--------------------|----|----|----|----|--------|----|---|---|---|---|---|---|---|---|---|----|
| | offset from S_BASE | | | | | | | | | | | | | | | | _ |
| Address | 0x18 | | | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | |
| Data | write | Х | Х | Х | Х | Х | Х | Х | Х | Х | Х | Х | Х | Х | Х | Х | en |

en=0 set XENABLE and XREADY=high (idle condition)

en=1 set XENABLE and XREADY=low (ready to receive data)

5.5.3 Read PCI-Link data

| | VME bus addr bits | 31 | 30 | 29 | 28 | 11 | 10 | 9 | 8 | [| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|--------------------|----|----|----|----|--------|----|---|---|---|---|---|---|---|---|---|---|---|
| | offset from S_BASE | | | | | | | | | _ | | | | | | | | |
| Address | 0x00 | | | | | 0 | 0 | 0 | 0 | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Data | read | d | d | d | d | d | d | d | d | | d | d | d | d | d | d | d | d |

d 32-bit PCI-Link FIFO (16k words) data