

HD74AC182

Carry Lookahead Generator

REJ03D0258-0200Z
 (Previous ADE-205-378 (Z))
 Rev.2.00
 Jul.16.2004

Description

The HD74AC182 is a high-speed carry lookahead generator. It is generally used with the HD74AC181 or HD74AC381 4-bit arithmetic logic unit to provide high-speed lookahead over word lengths of more than four bits.


Features

- Outputs Source/Sink 24 mA
- Ordering Information


Part Name	Package Type	Package Code	Package Abbreviation	Taping Abbreviation (Quantity)
HD74AC182FPEL	SOP-16 pin (JEITA)	FP-16DAV	FP	EL (2,000 pcs/reel)
HD74AC182RPEL	SOP-16 pin (JEDEC)	FP-16DNV	RP	EL (2,500 pcs/reel)

- Notes: 1. Please consult the sales office for the above package availability.
 2. The packages with lead-free pins are distinguished from the conventional products by adding V at the end of the package code.

Pin Arrangement




Logic Symbol



Pin Names

- C_n Carry Input
- $\overline{G}_0, \overline{G}_2$ Carry Generate Inputs (Active Low)
- \overline{G}_1 Carry Generate Input (Active Low)
- \overline{G}_3 Carry Generate Input (Active Low)
- $\overline{P}_0, \overline{P}_1$ Carry Propagate Inputs (Active Low)
- \overline{P}_2 Carry Propagate Input (Active Low)
- \overline{P}_3 Carry Propagate Input (Active Low)
- C_{n+x} to C_{n+z} Carry Outputs
- \overline{G} Carry Generate Output (Active Low)
- \overline{P} Carry Propagate Output (Active Low)

Logic Diagram



Functional Description

The HD74AC182/HD74ACT182 carry lookahead generator accepts up to four pairs of Active Low Carry Propagate (\overline{P}_0 to \overline{P}_3) and Carry Generate (\overline{G}_0 to \overline{G}_3) signals and an Active High Carry input (C_n) and provides anticipated Active High carries ($C_{n+x}, C_{n+y}, C_{n+z}$) across four groups of binary adders. The HD74AC182/HD74ACT182 also has Active Low Carry Propagate (\overline{P}) and Carry Generate (\overline{G}) outputs which may be used for further level of lookahead. The logic equations provided at the outputs are:

$$C_{n+x} = G_0 + P_0C_n$$

$$C_{n+y} = G_1 + P_1G_0 + P_1P_0C_n$$

$$C_{n+z} = G_2 + P_2G_1 + P_2P_1G_0 + P_2P_1P_0C_n$$

$$\overline{G} = G_3 + P_3G_2 + P_3P_2G_1 + P_3P_2P_1G_0$$

$$\overline{P} = P_3P_2P_1P_0$$

Also, the HD74AC182/HD74ACT182 can be used with binary ALUs in an active Low or active High input operand mode. The connections (Figure a) to and from the ALU to the carry lookahead generator are identical in both cases. Carries are rippled between lookahead blocks. The critical speed path follows the circled numbers. There are several possible arrangements for the carry interconnects, but all achieve about the same speed. A 28-bit ALU is formed by dropping the last HD74AC182/HD74ACT182.

Truth Table

Inputs									Outputs				
C _n	\overline{G}_0	\overline{P}_0	\overline{G}_1	\overline{P}_1	\overline{G}_2	\overline{P}_2	\overline{G}_3	\overline{P}_3	C _{n+x}	C _{n+y}	C _{n+z}	\overline{G}	\overline{P}
X	H	H							L				
L	H	X							L				
X	L	X							H				
H	X	L							H				
X	X	X	H	H						L			
X	H	H	H	X						L			
L	H	X	H	X						L			
X	X	X	L	X						H			
X	L	X	X	L						H			
H	X	L	X	L						H			
X	X	X	X	X	H	H					L		
X	X	X	H	H	H	X					L		
X	H	H	H	X	H	X					L		
L	H	X	H	X	H	X					L		
X	X	X	X	X	L	X					H		
X	X	X	L	X	X	L					H		
X	L	X	X	L	X	L					H		
H	X	L	X	L	X	L					H		
	X		X	X	X	X	H	H				H	
	X		X	X	H	H	H	X				H	
	X		H	H	H	X	H	X				H	
	H		H	X	H	X	H	X				H	
	X		X	X	X	X	L	X				L	
	X		X	X	L	X	X	L				L	
	X		L	X	X	L	X	L				L	
	L		X	L	X	L	X	L				L	
		H		X		X		X					H
		X		H		X		X					H
		X		X		H		X					H
		X		X		X		H					H
		L		L		L		L					L

H : High Voltage Level
 L : Low Voltage Level
 X : Immaterial

Absolute Maximum Ratings

Item	Symbol	Ratings	Unit	Condition
Supply voltage	V_{CC}	-0.5 to 7	V	
DC input diode current	I_{IK}	-20	mA	$V_I = -0.5V$
		20	mA	$V_I = V_{CC}+0.5V$
DC input voltage	V_I	-0.5 to $V_{CC}+0.5$	V	
DC output diode current	I_{OK}	-50	mA	$V_O = -0.5V$
		50	mA	$V_O = V_{CC}+0.5V$
DC output voltage	V_O	-0.5 to $V_{CC}+0.5$	V	
DC output source or sink current	I_O	± 50	mA	
DC V_{CC} or ground current per output pin	I_{CC}, I_{GND}	± 50	mA	
Storage temperature	T_{stg}	-65 to +150	°C	

Recommended Operating Conditions

Item	Symbol	Ratings	Unit	Condition
Supply voltage	V_{CC}	2 to 6	V	
Input and output voltage	V_I, V_O	0 to V_{CC}	V	
Operating temperature	T_a	-40 to +85	°C	
Input rise and fall time (except Schmitt inputs) V_{IN} 30% to 70% V_{CC}	tr, tf	8	ns/V	$V_{CC} = 3.0V$
				$V_{CC} = 4.5 V$
				$V_{CC} = 5.5 V$

DC Characteristics

Item	Sym- bol	Vcc (V)	$T_a = 25^\circ C$			$T_a = -40 \text{ to } +85^\circ C$		Unit	Condition		
			min.	typ.	max.	min.	max.				
Input Voltage	V_{IH}	3.0	2.1	1.5	—	2.1	—	V	$V_{OUT} = 0.1 V \text{ or } V_{CC} - 0.1 V$		
		4.5	3.15	2.25	—	3.15	—				
		5.5	3.85	2.75	—	3.85	—				
	V_{IL}	3.0	—	1.50	0.9	—	0.9			$V_{OUT} = 0.1 V \text{ or } V_{CC} - 0.1 V$	
		4.5	—	2.25	1.35	—	1.35				
		5.5	—	2.75	1.65	—	1.65				
Output voltage	V_{OH}	3.0	2.9	2.99	—	2.9	—	V	$V_{IN} = V_{IL} \text{ or } V_{IH}$ $I_{OUT} = -50 \mu A$		
		4.5	4.4	4.49	—	4.4	—				
		5.5	5.4	5.49	—	5.4	—				
		3.0	2.58	—	—	2.48	—			$V_{IN} = V_{IL} \text{ or } V_{IH}$	$I_{OH} = -12 \text{ mA}$
		4.5	3.94	—	—	3.80	—				$I_{OH} = -24 \text{ mA}$
		5.5	4.94	—	—	4.80	—				$I_{OH} = -24 \text{ mA}$
	V_{OL}	3.0	—	0.002	0.1	—	0.1		$V_{IN} = V_{IL} \text{ or } V_{IH}$ $I_{OUT} = 50 \mu A$		
		4.5	—	0.001	0.1	—	0.1				
		5.5	—	0.001	0.1	—	0.1				
		3.0	—	—	0.32	—	0.37			$V_{IN} = V_{IL} \text{ or } V_{IH}$	$I_{OL} = 12 \text{ mA}$
		4.5	—	—	0.32	—	0.37				$I_{OL} = 24 \text{ mA}$
		5.5	—	—	0.32	—	0.37				$I_{OL} = 24 \text{ mA}$
Input leakage current	I_{IN}	5.5	—	—	± 0.1	—	± 1.0	μA	$V_{IN} = V_{CC} \text{ or } GND$		
Dynamic output current*	I_{OLD}	5.5	—	—	—	86	—	mA	$V_{OLD} = 1.1 V$		
	I_{OHD}	5.5	—	—	—	-75	—	mA	$V_{OHD} = 3.85 V$		
Quiescent supply current	I_{CC}	5.5	—	—	8.0	—	80	μA	$V_{IN} = V_{CC} \text{ or } ground$		

*Maximum test duration 2.0 ms, one output loaded at a time.

AC Characteristics

Item	Symbol	V _{CC} (V)*1	Ta = +25°C C _L = 50 pF			Ta = -40°C to +85°C C _L = 50 pF		Unit
			Min	Typ	Max	Min	Max	
Propagation delay P _n to P	t _{PLH}	3.3	1.0	8.0	10.5	1.0	11.5	ns
		5.0	1.0	5.5	8.0	1.0	9.0	
Propagation delay P _n to P	t _{PHL}	3.3	1.0	8.0	10.5	1.0	11.5	ns
		5.0	1.0	5.5	8.0	1.0	9.0	
Propagation delay C _n to C _{n+x,y,z}	t _{PLH}	3.3	1.0	9.5	12.0	1.0	13.0	ns
		5.0	1.0	7.5	10.0	1.0	11.0	
Propagation delay C _n to C _{n+x,y,z}	t _{PHL}	3.3	1.0	9.0	12.0	1.0	13.0	ns
		5.0	1.0	7.0	10.0	1.0	11.0	
Propagation delay P _n or G _n to C _{n+x,y,z}	t _{PLH}	3.3	1.0	10.5	13.0	1.0	14.0	ns
		5.0	1.0	8.0	10.5	1.0	11.5	
Propagation delay P _n or G _n to C _{n+x,y,z}	t _{PHL}	3.3	1.0	11.5	14.0	1.0	15.5	ns
		5.0	1.0	9.0	11.5	1.0	12.5	




Note: 1. Voltage Range 3.3 is 3.3 V ± 0.3 V
Voltage Range 5.0 is 5.0 V ± 0.5 V

Capacitance

Item	Symbol	Typ	Unit	Condition
Input capacitance	C _{IN}	4.5	pF	V _{CC} = 5.5 V
Power dissipation capacitance	C _{PD}	50.0	pF	V _{CC} = 5.0 V

Package Dimensions




As of January, 2003
Unit: mm



*Ni/Pd/Au plating

Package Code	FP-16DAV
JEDEC	—
JEITA	Conforms
Mass (reference value)	0.24 g

As of January, 2003
Unit: mm



*Ni/Pd/Au plating

Package Code	FP-16DNV
JEDEC	Conforms
JEITA	Conforms
Mass (reference value)	0.15 g

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (<http://www.renesas.com>).
 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.
-



RENESAS SALES OFFICES

<http://www.renesas.com>

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited.

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom
Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

Renesas Technology Europe GmbH

Dornacher Str. 3, D-85622 Feldkirchen, Germany
Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd.

7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2375-6836

Renesas Technology Taiwan Co., Ltd.

FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd.

26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China
Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.

1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001