TTCAN

IP Module

User's Manual

Revision 1.6

11.11.02

Robert Bosch GmbH

Automotive Electronics Semiconductors and Integrated Circuits Digital CMOS Design Group

Copyright Notice and Proprietary Information

Copyright © 1998, 1999, 2002 Robert Bosch GmbH. All rights reserved. This software and manual are owned by Robert Bosch GmbH, and may be used only as authorized in the license agreement controlling such use. No part of this publication may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Robert Bosch GmbH, or as expressly provided by the license agreement.

Disclaimer

ROBERT BOSCH GMBH MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

ROBERT BOSCH GMBH RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO THE PRODUCTS DESCRIBED HEREIN. ROBERT BOSCH GMBH DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN.

TTCAN	· · · · · · · · · · · · · · · · · · ·	1
1. About th	nis Document	6
1.1.1.	ge Control	6
	entions	
1.4. Refere	ences	6
	nal Description	
	ional Overview	
	Diagram	
2.3. Opera 2.3.1.	ting Modes	
2.3.1.	Software Initialisation 1 CAN Message Transfer 1	
2.3.2.	Disabled Automatic Retransmission	1
2.3.4.		
2.01.11	2.3.4.1. Test Register (addresses 0x0B & 0x0A)	
	2.3.4.2. Disable Watchdog Mode	
	2.3.4.3. Silent Mode	
	2.3.4.4. Loop Back Mode	
	2.3.4.5. Loop Back combined with Silent Mode	3
	2.3.4.6. Software control of Pin CAN_TX1	4
	2.3.4.7. No Message RAM Mode1	
-	nmer's Model	
3.1. Hardw	vare Reset Description1	6
	Protocol Related Registers1	
3.2.1.	CAN Control Register (addresses 0x01 & 0x00)	
3.2.2.		
	3.2.2.1. Status Interrupts	
3.2.3.		
3.2.4.	3 · 3 · • · • · • · • · · · · · · · · · · ·	
3.2.5.	5 (
	age Interface Register Sets	
3.3.1.	IFx Command Mask Registers	
	3.3.1.1. Direction = Write	
330	IFx Command Request Registers	
3.3.3.		
0.0.0.	3.3.3.1. IFx Mask Registers	
	3.3.3.2. IFx Arbitration Registers	
	3.3.3.3. IFx Message Control Registers	
	3.3.3.4. IFx Data A and Data B Registers	
3.3.4.	Message Object in the Message Memory	

3.4. N	Message Handler Registers	27
3	8.4.1. Interrupt Register (addresses 0x09 & 0x08)	27
	3.4.2. Transmission Request Registers	
	8.4.3. New Data Registers	
	3.4.4. Interrupt Pending Registers	
	8.4.5. Message Valid 1 Register	
3.5. R	Registers for Time Triggered Communication	29
	B.5.1. Trigger Memory Access Register (addresses 0x0F & 0x0E)	
	B.5.2. IF1 Data B1 and B2 Registers for Trigger Memory Access	
	8.5.3. TT Operation Mode Register (addresses 0x29 & 0x28)	
	8.5.4. TT Matrix Limits1 Register (addresses 0x2B & 0x2A)	
	3.5.5. TT Matrix Limits2 Register (addresses 0x2D & 0x2C)	
	3.5.6. TT Application Watchdog Limit Register (addresses 0x2F & 0x2E)	
	 B.5.7. TT Interrupt Enable Register (addresses 0x31 & 0x30) B.5.8. TT Interrupt Vector Register (addresses 0x33 & 0x32) 	
	B.5.9. TT Global Time Register (addresses 0x35 & 0x34)	
	8.5.10. TT Cycle Time Register (addresses 0x37 & 0x36)	
	8.5.11. TT Local Time Register (addresses 0x39 & 0x38)	
	8.5.12. TT Master State Register (addresses 0x3B & 0x3A)	
	8.5.13. TT Cycle Count Register (addresses 0x3D & 0x3C)	
	8.5.14. TT Error Level Register (addresses 0x3F & 0x3E)	
	8.5.15. TUR Numerator Configuration Low Register (addresses 0x57 & 0x56)	
	3.5.16. TUR Denominator Configuration Register (addresses 0x59 & 0x58)	
	B.5.17. TUR Numerator Actual Registers (addresses 0x5B & 0x5A)	
	B.5.18. TT Stop_Watch Register (addresses 0x61 & 0x60)	
	B.5.19. TT Global Time Preset Register (addresses 0x65 & 0x64)	
	3.5.20. TT Clock Control Register (addresses 0x67 & 0x66)	
	8.5.21. TT Sync_Mark Register (addresses 0x69 & 0x68)	
	8.5.22. TT Time Mark Register (addresses 0x6D & 0x6C)	
3	3.5.23. TT Gap Control Register (addresses 0x6F & 0x6E)	39
4. CAN	Application	41
	nternal CAN Message Handling	
	1.1.1. Data Transfer Between IFx Registers and Message RAM	
	1.1.2. Transmission of Messages in Event Driven CAN Communication	
	1.1.3. Acceptance Filtering of Received Messages	
	4.1.3.1. Reception of Data Frame	
	4.1.3.2. Reception of Remote Frame	
4	1.4. Storing Received Messages in FIFO Buffers	
4	1.5. Receive / Transmit Priority	44
4.2. C	Configuration of the Module	44
	2.1. Configuration of the Bit Timing	
	4.2.1.1. Bit Time and Bit Rate	
	4.2.1.2. Propagation Time Segment	
	4.2.1.3. Phase Buffer Segments and Synchronisation	
	4.2.1.4. Oscillator Tolerance Range	
	4.2.1.5. Configuration of the CAN Protocol Controller	
	4.2.1.6. Calculation of the Bit Timing Parameters	
	4.2.1.7. Example for Bit Timing at high Baudrate	
	4.2.1.8. Example for Bit Timing at low Baudrate	. 53

4.2.	 Configuration of the Message Memory	4 4 5
4.3. CA 4.3.	N Communication	
4.3.	2. Updating a Transmit Object5	7
4.3. 4.3.	5 5 5	
4.3. 4.3.		
5. TTCA	N Application	0
	CAN Configuration	
	1. TTCAN Timing	
5.1.	3. Trigger Memory	2
5.1.	4. Message Objects	
	5.1.4.2. Periodic Transmit Message	
5.2. TT(5.1.4.3. Event Driven Transmit Message	
5.2.	1. Time Slaves	5
	2. Potential Time Masters6 CAN Message Handling6	
	1. Message Reception	6
5.3.	2. Message Transmission	
	5.3.2.2. Event Driven Messages	
5.4. TTC	CAN Gap Control	7
	pwatch	
	al Time, Cycle Time, and Global Time and External Clock Synchronisation (
	CAN Interrupt and Error Handling6	
	nterface	
	stomer Interface	
	errupt Timing	
7. Apper	ndix	7
	t of Figures	

1. About this Document

1.1 Change Control

1.1.1 Current Status

Revision 1.6

1.1.2 Change History

Issue	Date	Ву	Change
Draft 0.0	30.06.00	F. Hartwich	First Draft
Revision 0.1	12.01.01	F. Hartwich	Gap Control
Revision 0.2	21.10.00	F. Hartwich	Trigger Memory
Revision 1.0	29.11.00	F. Hartwich	Cycle Count, Global Time Mark
Revision 1.1	11.12.00	F. Hartwich	TUR Configuration, Enable Local Time
Revision 1.2	13.12.00	F. Hartwich	Time Mark Register, TMC
Revision 1.3	17.01.01	F. Hartwich	TUR Configuration Registers
Revision 1.4	30.04.01	F. Hartwich	Clock Synch., Stop_Watch, External Events
Revision 1.5	12.10.01	F. Hartwich	Editorial changes
Revision 1.6	11.11.02	F. Hartwich	Watchdog, Gap Control, Global Time Preset

1.2 Conventions

The following conventions are used within this User's Manual.

Helvetica bold	Names of bits and signals					
Helvetica italic	States of bits and signals					

1.3 Scope

This document describes the TTCAN IP module and its features from the application programmer's point of view.

All information necessary to integrate the TTCAN IP module into an user-defined ASIC is located in the 'Module Integration Guide'.

1.4 References

nanual about.fm

This document refers to the following documents.

Ref	Author(s)	Title
1	FV/SLN1	CAN Specification Revision 2.0
2	K8/EIS1	Module Integration Guide
3	K8/EIS1	VHDL Reference CAN User's Manual
4	ISO	ISO 11898-1 "Controller Area Network (CAN) - Part 1: Data link layer and physical signalling"
5	ISO	ISO 11898-4 "Controller Area Network (CAN) - Part 4: Time triggered communication"

1.5 Terms and Abbreviations

This document uses the following terms and abbreviations.

Term	Meaning
CAN	Controller Area Network
BSP	Bit Stream Processor
BTL	Bit Timing Logic
CRC	Cyclic Redundancy Check Register
DLC	Data Length Code
EML	Error Management Logic
FSE	Frame Synchronisation Entity
FSM	Finite State Machine
NTU	Network Time Unit
TTCAN	Time Triggered CAN

2. Functional Description

2.1 Functional Overview

The TTCAN is a CAN IP module that can be integrated as stand-alone device or as part of an ASIC. It is described in VHDL on RTL level, prepared for synthesis. It consists of the components (see figure 1) CAN_Core, Message RAM, Message Handler, Control Registers, Module Interface, and, for the time triggered function, Trigger Memory and Frame Synchronisation Entity.

The TTCAN performs CAN protocol communication according to ISO 11898-1 (identical to Bosch CAN protocol specification 2.0 A, B) and according to ISO 11898-4 : "Time triggered communication on CAN". The bit rate can be programmed to values up to 1MBit/s depending on the used technology. Additional transceiver hardware is required for the connection to the physical layer (the CAN bus line).

TTCAN provides all features of time triggered communication specified in ISO 11898-4, including event synchronised time triggered communication, global system time, and clock drift compensation. Optionally, it may be restricted to the functions of ISO 11898-1, with the same features as the Bosch C_CAN IP module.

For communication on a CAN network, individual Message Objects are configured. The Message Objects and Identifier Masks are stored in the Message RAM. The time triggers defining the transmission schedule are stored in the Trigger RAM.

All functions concerning the handling of messages are implemented in the Message Handler. Those functions are acceptance filtering, transfer of messages between the CAN_Core and the Message RAM, and the handling of transmission requests as well as the generation of the module interrupt.

All functions concerning the time schedule and the global system time are implemented in the Frame Synchronisation Entity FSE.

The register set of the TTCAN can be accessed directly by an external CPU via the module interface. These registers are used to control/configure the CAN_Core and the Message Handler and to access the single-ported Message RAM.

The module interfaces delivered with the TTCAN IP module can easily be replaced by a customized module interface adapted to the needs of the user.

The TTCAN implements the following features:

- Supports CAN protocol version 2.0 part A, B and TTCAN (ISO 11898-4)
- Bit rates up to 1 MBit/s
- 32 Message Objects, each Message Object has its own Identifier Mask
- Programmable FIFO mode for Message Objects
- TTCAN protocol level 1 and level 2 completely in hardware
- Event synchronised time triggered communication implemented
- Programmable loop-back mode for self-test operation
- two 16-bit module interfaces to the AMBA APB bus from ARM
- 16-bit non-multiplex TI TMS470 compatible module interface
- 8-bit non-multiplex Motorola HC08 compatible module interface

2.2 Block Diagram



Figure 1: Block Diagram of the TTCAN

CAN_Core

CAN Protocol Controller and Rx/Tx Shift Register, handles all ISO 11898-1 protocol functions.

Message Handler

State Machine that controls the data transfer between the single ported Message RAM, the CAN_Core's Rx/Tx Shift Register, and the CPU IFC Registers. It also handles acceptance filtering and the interrupt setting as programmed in the Control and Configuration Registers.

Message RAM / CPU IFC Registers

Single ported RAM, word-length = [CAN message & acceptance filter mask & control bits & status bits]. To ensure data consistency, all CPU accesses to the Message RAM are relayed through CPU IFC registers that have the same word-length as the Message RAM.

Frame Synchronisation Entity / Trigger Memory

State machine that controls the ISO 11898-4 time triggered communication. It synchronises itself to the reference messages on the CAN bus, controls Cycle Time and Global Time, and handles transmissions according to the predefined message schedule, the system matrix. **S**top**W**atch **T**rigger, **EV**ent **T**rigger, and **T**ime **M**ark Interrupt are synchronisation interfaces. The Trigger Memory stores the time marks of the system matrix that are linked to the messages in the Message RAM.

Module Interface

Up to now the TTCAN module is provided with three different interfaces. An 8-bit interface for the Motorola HC08 controller a 16-bit interface to the TI TMS470 controller, and two 16-bit interfaces to the AMBA APB bus from ARM. They can easily be replaced by a user-defined module interface.

2.3 Operating Modes

2.3.1 Software Initialisation

The software initialization is started by setting the bit **Init** in the CAN Control Register, either by software or by a hardware reset, or by going *Bus_Off*.

While **Init** is set, all message transfer from and to the CAN bus is stopped, the status of the CAN bus output **CAN_TX** is *recessive* (HIGH). The counters of the EML are unchanged. Setting **Init** does not change any configuration register.

To initialize the CAN Controller, the CPU has to set up the Bit Timing Register and each Message Object. If a Message Object is not needed, it is sufficient to set it's **MsgVal** bit to not valid. Otherwise, the whole Message Object has to be initialized.

Access to the Bit Timing Register and to the BRP Extension Register for the configuration of the bit timing and to the TT Operation Mode Register for the configuration of the time triggered communication is enabled when both bits **Init** and **CCE** in the CAN Control Register are set.

Resetting **Init** (by CPU only) finishes the software initialisation. Afterwards the Bit Stream Processor BSP (see section 4.2.1 on page 45) synchronizes itself to the data transfer on the CAN bus by waiting for the occurrence of a sequence of 11 consecutive *recessive* bits (\equiv *Bus Idle*) before it can take part in bus activities and starts the message transfer.

The initialization of the Message Objects is independent of **Init** and can be done anytime, but the Message Objects should all be configured to particular identifiers or set to not valid before the BSP starts the message transfer.

To change the configuration of a Message Object during normal operation, the CPU has to start by setting **MsgVal** to not valid. When the configuration is completed, **MsgVal** is set to valid again.

To change the configuration of the time triggered communication, the **TTMode** in the TT Operation Mode Register must be set to Configuration Mode. Entering and leaving this Configuration Mode requires that both bits **Init** and **CCE** are set.

2.3.2 CAN Message Transfer

Once the TTCAN is initialized and **Init** is reset to zero, the TTCAN's CAN_Core synchronizes itself to the CAN bus and starts the message transfer in the configured **TTMode**.

Received messages are stored into their appropriate Message Objects if they pass the Message Handler's acceptance filtering. The whole message including all arbitration bits, DLC and eight data bytes is stored into the Message Object. If the Identifier Mask is used, the arbitration bits which are masked to "don't care" may be overwritten in the Message Object when a received message is stored.

The CPU may read or write each message any time via the Interface Registers, the Message Handler guarantees data consistency in case of concurrent accesses.

Messages to be transmitted are updated by the CPU. If a permanent Message Object (arbitration and control bits set up during configuration) exists for the message, only the data bytes are updated. How the transmission is started depends on the configured **TTMode**. If several transmit messages are assigned to the same Message Object (when the number of Message Objects is not sufficient), the whole Message Object has to be configured before the transmission of this message is requested.

The transmission of any number of Message Objects may be requested at the same time, they are transmitted subsequently according to their internal priority. Messages may be updated or

set to not valid any time, even when their requested transmission is still pending. The old data will be discarded when a message is updated before its pending transmission has started.

Depending on the configuration of the Message Object, the transmission of a message may be requested autonomously by the reception of a remote frame with a matching identifier.

2.3.3 Disabled Automatic Retransmission

According to the CAN Specification (see ISO11898, 6.3.3 Recovery Management), the TTCAN provides means for automatic retransmission of frames that have lost arbitration or that have been disturbed by errors during transmission. The frame transmission service will not be confirmed to the user before the transmission is successfully completed. By default, this means for automatic retransmission is enabled. It can be disabled to enable the TTCAN to work within a Time Triggered CAN (TTCAN, see ISO11898-1) environment.

The Disabled Automatic Retransmission mode is enabled by programming bit **DAR** in the CAN Control Register to *one*. In this operation mode the programmer has to consider the different behaviour of bits **TxRqst** and **NewDat** in the Control Registers of the Message Buffers:

- When a transmission starts bit **TxRqst** of the respective Message Buffer is reset, while bit **NewDat** remains set.
- When the transmission completed successfully bit **NewDat** is reset.

When a transmission failed (lost arbitration or error) bit **NewDat** remains set. To restart the transmission the CPU has to set **TxRqst** back to *one*.

Note : It is not necessary to set **DAR** if the TTCAN is in time triggered operating mode.

2.3.4 Test Mode

The Test Mode is entered by setting bit **Test** in the CAN Control Register to *one*. In Test Mode the bits **Tx1**, **Tx0**, **LBack**, **Silent**, **NoRAM**, and **WdOff** in the Test Register are writable. Bit **Rx** monitors the state of pin **CAN_RX** and therefore is only readable. All Test Register functions are disabled when bit Test is reset to zero.

Loop Back Mode, No Message RAM Mode, and **CAN_TX** Control Mode are hardware test modes, not to be used by application programs.

Silent Mode and the Watchdog Disable Mode are software test modes.

2.3.4.1 Test Register (addresses 0x0B & 0x0A)

E	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
about.	StW	EvT	res	res	res	res	res	res	Rx	Tx1	Tx0	LBack	Silent	NoRAM	res	WdOff
mariual	r	r	r	r	r	r	r	r	r	rw	rw	rw	rw	rw	r	rw
	StW	tW Monitors the actual value of the STOP_WATCH_TRIGGER pin														
	EvT		Monitors the actual value of the EVENT_TRIGGER pin													
	Rx		Monit	ors th	e actu	ial vali	ue of t	he C	AN_R	X pin						
			one	The	e CAN	l bus i	s rece	ssive	(CAN	I_RX :	= '1').					
			zero	The	e CAN	l bus i	s dom	inant	(CAN	_RX =	= '0').					
	Tx1-0	1	Contr	ol of (CAN_	TX pin	l									
			00	Res	set va	lue, C .	AN_T	X is c	ontrol	led by	/ the C	CAN_C	Core.			
			01	Sar	nple F	Point c	an be	moni	tored	at CA	N_T	(pin.				
			10	CA	N_TX	pin dı	rives a	a dom	inant	('0') v	alue.					
			11	CA	N_TX	pin dı	rives a	a rece	ssive	('1') v	alue.					

LBack	∟oop Back Mode one Loop Back Mode is enabled. zero Loop Back Mode is disabled.	
Silent	Silent Mode <i>one</i> The module is in Silent Mode <i>zero</i> Normal operation.	
NoRAM	No Message RAM Mode one IF1 Registers used as Tx Buffer, IF2 Registers zero No Message RAM Mode disabled, normal Me	
WdOff	Disable Watchdog one The Watchdog disabled. zero The Watchdog is enabled, after Initialization h	as finished (Init = 0).

zero The Watchdog is enabled, after Initialization has finished (Init = 0). Write access to the Test Register is enabled by setting bit **Test** in the CAN Control Register. The different test functions may be combined, but **Tx1-0** \neq "00" disturbs message transfer.

2.3.4.2 Disable Watchdog Mode

The TT Application Watchdog (see chapter 3.5.6) can be disabled by programming the Test Register bit **WdOff** to *one* and the Application_Watchdog_Limit **AppWdL** to 0x00. When bit **Test** in the CAN Control Register is reset, **WdOff** is also reset if the TTCAN is in time triggered operating mode; if the TTCAN is in event driven CAN mode, **WdOff** is remains set and the TT Application Watchdog remains disabled (emulating the C_CAN function).

The TT Application Watchdog should not be disabled in a TTCAN application program.

2.3.4.3 Silent Mode

The CAN_Core can be set in Silent Mode by programming the Test Register bit **Silent** to *one*.

In Silent Mode, the TTCAN is able to receive valid data frames and valid remote frames, but it sends only *recessive* bits on the CAN bus and it cannot start a transmission. If the CAN_Core is required to send a *dominant* bit (ACK bit, overload flag, active error flag), the bit is rerouted internally so that the CAN_Core monitors this *dominant* bit, although the CAN bus may remain in *recessive* state. The Silent Mode can be used to analyse the traffic on a CAN bus without affecting it by the transmission of *dominant* bits (Acknowledge Bits, Error Frames). Figure 2 shows the connection of signals **CAN_TX** and **CAN_RX** to the CAN_Core in Silent Mode.





In ISO 11898-1, the Silent Mode is called the Bus Monitoring Mode.

2.3.4.4 Loop Back Mode

The CAN_Core can be set in Loop Back Mode by programming the Test Register bit **LBack** to *one*. In Loop Back Mode, the CAN_Core treats its own transmitted messages as received messages and stores them (if they pass acceptance filtering) into a Receive Buffer. Figure 3 shows the connection of signals **CAN_TX** and **CAN_RX** to the CAN_Core in Loop Back Mode.



Figure 3: CAN_Core in Loop Back Mode

This mode is provided for hardware self-test functions. To be independent from external stimulation, the CAN_Core ignores acknowledge errors (recessive bit sampled in the acknowledge slot of a data/remote frame) in Loop Back Mode. In this mode the CAN_Core performs an internal feedback from its Tx output to its Rx input. The actual value of the CAN_RX input pin is disregarded by the CAN_Core. The transmitted messages can be monitored at the CAN_TX pin.

2.3.4.5 Loop Back combined with Silent Mode

It is also possible to combine Loop Back Mode and Silent Mode by programming bits **LBack** and **Silent** to *one* at the same time. This mode can be used for a "Hot Selftest", meaning the TTCAN hardware can be tested without affecting a running CAN system connected to the pins **CAN_TX** and **CAN_RX**. In this mode the **CAN_RX** pin is disconnected from the CAN_Core and the **CAN_TX** pin is held *recessive*. Figure 4 shows the connection of signals **CAN_TX** and **CAN_RX** to the CAN_Core in case of the combination of Loop Back Mode with Silent Mode.





2.3.4.6 Software control of Pin CAN_TX

Four output functions are available for the CAN transmit pin **CAN_TX**. Additionally to its default function – the serial data output – it can drive the CAN Sample Point signal to monitor the CAN_Core's bit timing and it can drive constant dominant or recessive values. The last two functions, combined with the readable CAN receive pin **CAN_RX**, can be used to check the CAN bus' physical layer.

The output mode of pin **CAN_TX** is selected by programming the Test Register bits **Tx1** and **Tx0** as described in section 2.3.4.1 on page 11.

The three test functions for pin **CAN_TX** interfere with all CAN protocol functions. **CAN_TX** must be left in its default function when CAN message transfer or any of the test modes Loop Back Mode, Silent Mode, or No Message RAM Mode are selected.

2.3.4.7 No Message RAM Mode

The CAN_Core can be set in No Message RAM Mode by programming the Test Register bit **NoRAM** to *one*. In this mode the TTCAN module operates without the Message RAM.

The IF1 Registers are used as Transmit Buffer. The transmission of the contents of the IF1 Registers is requested by writing the **Busy** bit of the IF1 Command Request Register to '1'. The IF1 Registers are locked while the **Busy** bit is set. The **Busy** bit indicates that the transmission is pending. The CPU-IFC's output signal **CAN_WAIT_B** is disabled (always '1') in this mode.

As soon the CAN bus is idle, the IF1 Registers are loaded into the CAN_Core's shift register and the transmission is started. When the transmission has completed, the **Busy** bit is reset and the locked IF1 Registers are released.

A pending transmission can be aborted at any time by resetting the **Busy** bit in the IF1 Command Request Register while the IF1 Registers are locked. If the CPU has reset the Busy bit, a possible retransmission in case of lost arbitration or in case of an error is disabled.

The IF2 Registers are used as Receive Buffer. After the reception of a message the contents of the shift register is stored into the IF2 Registers, without any acceptance filtering.

Additionally, the actual contents of the shift register can be monitored during the message transfer. Each time a read Message Object is initiated by writing the **Busy** bit of the IF2 Command Request Register to '1', the contents of the shift register is stored into the IF2 Registers.

In No Message RAM Mode the evaluation of all Message Object related control and status bits and of the control bits of the IFx Command Mask Registers is turned off. The message number of the Command request registers is not evaluated. The **NewDat** and **MsgLst** bits of the IF2 Message Control Register retain their function, **DLC3-0** will show the received **DLC**, the other control bits will be read as '0'.

The No Message RAM Mode is a hardware test mode that allows to evaluate the TTCAN IP RTL code in FPGA types that do not support the TTCAN's Message RAM structure.

3. Programmer's Model

The TTCAN module allocates an address space of 256 bytes. The registers are organized as 16-bit registers, with the high byte at the odd address and the low byte at the even address.

The two sets of interface registers (IF1 and IF2) control the CPU access to the Message RAM. They buffer the data to be transferred to and from the RAM, avoiding conflicts between CPU accesses and message reception/transmission.

Address	Name	Reset Value	Note
CAN Base+0x00	CAN Control Register	0x0001	CAN config register
CAN Base+0x02	Status Register	0x0000	CAN status register
CAN Base+0x04	Error Counter	0x0000	CAN status register
CAN Base+0x06	Bit Timing Register	0x2301	CAN config reg., req. CCE
CAN Base+0x08	Interrupt Register	0x0000	CAN status register
CAN Base+0x0A	Test Register	0x00 & 0b r 0000000 ¹⁾	CAN appl. reg., req. Test
CAN Base+0x0C	BRP Extension Register	0x0000	CAN config reg., req. CCE
CAN Base+0x0E	Trigger Memory Access	0x0000	TTCAN config register
CAN Base+0x10	IF1 Command Request	0x0001	CAN appl. IF1 Register Set
CAN Base+0x12	IF1 Command Mask	0x0000	
CAN Base+0x14	IF1 Mask 1	0xFFFF	
CAN Base+0x16	IF1 Mask 2	0xFFFF	
CAN Base+0x18	IF1 Arbitration 1	0x0000	
CAN Base+0x1A	IF1 Arbitration2	0x0000	
CAN Base+0x1C	IF1 Message Control	0x0000	
CAN Base+0x1E	IF1 Data A 1	0x0000	
CAN Base+0x20	IF1 Data A 2	0x0000	
CAN Base+0x22	IF1 Data B 1	0x0000	
CAN Base+0x24	IF1 Data B 2	0x0000	
CAN Base+0x26	— reserved	<u> </u>	
CAN Base+0x28	TT Operation Mode	0x0000	TTCAN config register
CAN Base+0x2A	TT Matrix Limits1	0x0000	TTCAN config register
CAN Base+0x2C	TT Matrix Limits2	0x0000	TTCAN config register
CAN Base+0x2E	TT Application Watchdog	0x0001	TTCAN config register
CAN Base+0x30	TT Interrupt Enable	0x0000	TTCAN appl. register
CAN Base+0x32	TT Interrupt Vector	0x0000	TTCAN status register
CAN Base+0x34	TT Global Time	0x0000	TTCAN status register
CAN Base+0x36	TT Cycle Time	0x0000	TTCAN status register
CAN Base+0x38	TT Local Time	0x0000	TTCAN status register
CAN Base+0x3A	TT Master State	0x0000	TTCAN status register
CAN Base+0x3C	TT Cycle Count	0x003F	TTCAN status register
CAN Base+0x3E	TT Error Level	0x0000	TTCAN status register
CAN Base+0x40	IF2 Command Request	0x0001	CAN appl. IF2 Register Set
CAN Base+0x42	IF2 Command Mask	0x0000	
CAN Base+0x44	IF2 Mask 1	0xFFFF	
CAN Base+0x46	IF2 Mask 2	0xFFFF	1

Address	Name	Reset Value	Note
CAN Base+0x48	IF2 Arbitration 1	0x0000	CAN appl. IF2 Register Set
CAN Base+0x4A	IF2 Arbitration 2	0x0000	
CAN Base+0x4C	IF2 Message Control	0x0000	
CAN Base+0x4E	IF2 Data A 1	0x0000	
CAN Base+0x50	IF2 Data A 2	0x0000	
CAN Base+0x52	IF2 Data B 1	0x0000	
CAN Base+0x54	IF2 Data B 2	0x0000	
CAN Base+0x56	TUR-NumeratorCfg	0x0000	TTCAN config register
CAN Base+0x58	TUR-DenominatorCfg	0x1000	TTCAN config register
CAN Base+0x5A	TUR-NumeratorActL	0x0000	TTCAN status register
CAN Base+0x5C	TUR-NumeratorActH	0x0001	TTCAN status register
CAN Base+0x5E	- reserved	2)	
CAN Base+0x60	Stop_Watch	0x0000	TTCAN status register
CAN Base+0x62	- reserved	2)	
CAN Base+0x64	Global Time Preset	0x0000	TTCAN appl. register
CAN Base+0x66	Clock Control	0x1000	TTCAN appl. register
CAN Base+0x68	Sync_Mark	0x0000	TTCAN status register
CAN Base+0x6A	— reserved	2)	
CAN Base+0x6C	Time Mark	0x0000	TTCAN appl. register
CAN Base+0x6E	Gap Control	0x0000	TTCAN appl. register
CAN Base+0x70-0x7E	- reserved	2)	
CAN Base+0x80	Transmission Request 1	0x0000	CAN status register
CAN Base+0x82	Transmission Request 2	0x0000	CAN status register
CAN Base+0x84-0x8E	- reserved	2)	
CAN Base+0x90	New Data 1	0x0000	CAN status register
CAN Base+0x92	New Data 2	0x0000	CAN status register
CAN Base+0x94-0x9E	- reserved	2)	
CAN Base+0xA0	Interrupt Pending 1	0x0000	CAN status register
CAN Base+0xA2	Interrupt Pending 2	0x0000	CAN status register
CAN Base+0xA4-0xAE	— reserved	2)	
CAN Base+0xB0	Message Valid 1	0x0000	CAN status register
CAN Base+0xB2	Message Valid 2	0x0000	CAN status register
CAN Base+0xB4-0xBE	— reserved	2)	
 r signifies the actual val Reserved bits are read 	ue of the CAN_RX pin. as '0' except for IFx Mask 2	Register where they are	e read as '1'

nanual_about.fm

Figure 5: TTCAN Register Summary

3.1 Hardware Reset Description

After hardware reset, the registers of the TTCAN hold the values described in figure 5.

Additionally the *Bus_Off* state is reset and the output **CAN_TX** is set to *recessive* (HIGH). The value 0x0001 (**Init** = '1') in the CAN Control Register enables the software initialisation. The TTCAN does not influence the CAN bus until the CPU resets **Init** to '0'.

The data in the Message RAM is (apart from the **MsgVal**, **NewDat**, **TxRqst**, and **IntPnd** bits) not affected by a hardware reset. After power-on, the contents of the Message RAM is undefined.

3.2 CAN Protocol Related Registers

These registers are related to the CAN protocol controller in the CAN Core. They control the operating modes and the configuration of the CAN bit timing and provide status information.

3.2.1 CAN Control Register (addresses 0x01 & 0x00)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	res	res	res	res	res	res	res	res	Test	CCE	DAR	res	EIE	SIE	IE	Init
	r	r	r	r	r	r	r	r	rw	rw	rw	r	rw	rw	rw	rw
	Fest		Test Mode Enable <i>one</i> Test Mode. <i>zero</i> Normal Operation.													
	CCE		Configuration Change EnableoneThe CPU has write access to the configuration registers (while Init = one).zeroThe CPU has no write access to the configuration registers.													
I	DAR		Disat one zero	Aut	omati		ansm	ission	disab		essful	messa	ages e	enable	d.	
I	EIE		Error one zero	ger	abled nerate	- A ch an int	terrup	t.			or EWa II be go			atus F	Regist	er will
	SIE		Statu one zero	tus Change Interrupt Enable Enabled - An interrupt will be generated when a message transfer is suc- cessfully completed or a CAN bus error is detected.										s suc-		
I	E		Module Interrupt Enable one Enabled - Interrupts will set IRQ_B to LOW. IRQ_B remains LOW until all pending interrupts are processed. zero Disabled - Module Interrupt IRQ_B is always HIGH.										ntil all			
	nit															
	The configuration registers controlled by CCE are the Bit Timing Register, the BRP Extension Register, and the TT Operation Mode Register.															

Note : The *Bus_Off* recovery sequence (see CAN Specification Rev. 2.0) cannot be shortened by setting or resetting **Init**. If the device goes *Bus_Off*, it will set **Init** of its own accord, stopping all bus activities. Once **Init** has been cleared by the CPU, the device will then wait for 129 occurrences of *Bus Idle* (129 * 11 consecutive *recessive* bits) before resuming normal operations. At the end of the Bus_Off recovery sequence, the Error Management Counters will be reset.

During the waiting time after the resetting of **Init**, each time a sequence of 11 *recessive* bits has been monitored, a **Bit0Error** code is written to the Status Register, enabling the CPU to readily check up whether the CAN bus is stuck at *dominant* or continuously disturbed and to monitor the proceeding of the Bus_Off recovery sequence.

3.2.2 Status Register (addresses 0x03 & 0x02)

7 15 10 9 8 14 13 12 11 6 5 4 3 2 1 0 BOff |EWarn | EPass | RxOk | TxOk res res res res res LEC res res res r r r r r rw r r r r r r rw rw BOff Bus Off Status one The CAN module is in Bus_Off state. zero The CAN module is not Bus_Off. **EWarn** Warning Status one At least one of the error counters in the EML has reached the error warning limit of 96. zero Both error counters are below the error warning limit of 96. **EPass** Error Passive one The CAN Core is in the error passive state as defined in the CAN Specification. zero The CAN Core is error active. RxOk Received a Message Successfully one Since this bit was last reset (to zero) by the CPU, a message has been successfully received (independent of the result of acceptance filtering). zero Since this bit was last reset by the CPU, no message has been successfully received. This bit is never reset by the CAN Core. Transmitted a Message Successfully TxOk Since this bit was last reset by the CPU, a message has been successfully one (error free and acknowledged by at least one other node) transmitted. zero Since this bit was reset by the CPU, no message has been successfully transmitted. This bit is never reset by the CAN Core. LEC Last Error Code (Type of the last error to occur on the CAN bus) **No Error** 0 1 Stuff Error : More than 5 equal bits in a sequence have occurred in a part of a received message where this is not allowed. 2 Form Error : A fixed format part of a received frame has the wrong format. AckError : The message this CAN Core transmitted was not acknowledged by 3 another node. Bit1Error : During the transmission of a message (with the exception of the 4 arbitration field), the device wanted to send a *recessive* level (bit of logical value '1'), but the monitored bus value was dominant. Bit0Error : During the transmission of a message (or acknowledge bit, or 5 active error flag, or overload flag), the device wanted to send a *dominant* level (data or identifier bit logical value '0'), but the monitored bus value was recessive. During Bus_Off recovery this status is set each time a sequence of 11 recessive bits has been monitored. This enables the CPU to monitor the proceeding of the Bus_Off recovery sequence (indicating the bus is not stuck at dominant or continuously disturbed). CRCError : The CRC check sum was incorrect in the message received, the 6 CRC received for an incoming message does not match with the calculated CRC for the received data. unused : When the LEC shows the value '7', no CAN bus event was detected 7 since the CPU wrote this value to the LEC.

The **LEC** field holds a code which indicates the type of the last error to occur on the CAN bus. This field will be cleared to '0' when a message has been transferred (reception or transmission) without error. The unused code '7' may be written by the CPU to check for updates.

3.2.2.1 Status Interrupts

A Status Interrupt is generated by bits **BOff** and **EWarn** (Error Interrupt, **EIE**) or by **RxOk**, **TxOk**, and **LEC** (Status Change Interrupt, **SIE**) assumed that the corresponding enable bits in the CAN Control Register are set. A change of bit **EPass** or a CPU write to **RxOk**, **TxOk**, or **LEC** will never generate a Status Interrupt.

When **SIE** is set, a Status Interrupt will be generated at each CAN bus error and at each valid CAN message, independent of the Message RAM configuration.

Reading the Status Register will clear the Status Interrupt value (8000h) in the Interrupt Register, if it is pending.

3.2.3 Error Counter (addresses 0x05 & 0x04)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RP]	REC6-()						TEC	27-0			
r				r							r				
RP		Rece one zero	The in t	he CA	eive Ei N Spe	ecifica	tion.				error µ pr pass			l as d	efined
REC	6-0		-	ror Co e of th		eive E	fror C	ounte	r. Valu	ies be	tween	0 and	127.		
TEC7	7-0				ounter e Tran	smit E	Error C	Counte	r. Valu	ues be	etween	0 and	d 255.		

3.2.4 Bit Timing Register (addresses 0x07 & 0x06)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
res		TSeg2			TSe	eg1		SJ	W			BF	RP		
r		rw			rv	v		r	W			rv	N		

r	rw	rw	rw	rw
TSeg1	The time segn <i>0x01-0x0F</i>		TSeg1 are [1 of this value is suc	15]. The actual interpretation by ch that one more than the value
TSeg2	The time segn <i>0x0-0x7</i>		TSeg2 are [0 … of this value is suc	7]. The actual interpretation by ch that one more than the value
SJW	(Re)Synchroni <i>0x0-0x3</i>		med values are 0 of this value is suc	-3. The actual interpretation by ch that one more than the value

BRP Baud Rate Prescaler

0x00-0x3F	The value by which the oscillator frequency is divided for gener- ating the bit time quanta. The bit time is built up from a multiple of this quanta. Valid values for the Baud Rate Prescaler are
	[0 63]. The actual interpretation by the hardware of this value
	is such that one more than the value programmed here is used.

This register is only writable if bits **CCE** and **Init** in the CAN Control Register are set. The CAN bit time may be programed in the range of [4 ... 25] time quanta. The CAN time quantum may be programmed in the range of [1 ... 1024] **CAN_CLK** periods. For details see chapter 4.2.1.

Note : With a module clock **CAN_CLK** of 8 MHz and **BRPE** = 0x00, the reset value of 0x2301 configures the TTCAN for a bit rate of 500 kBit/s.

3.2.5 BRP Extension Register (addresses 0x0D & 0x0C)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
res		BR	PE												
r	r	r	r	r	r	r	r	r	r	r	r		rv	V	

BRPE

Baud Rate Prescaler Extension

By programming **BRPE** the Baud Rate Prescaler can be extended to values up to 1023. The actual interpretation by the hardware is that one more than the value programmed by **BRPE** (MSBs) and **BRP** (LSBs) is used.

This register is only writable if bits **CCE** and **Init** in the CAN Control Register are set.

Note : The width of **BRPE** may be increased to more than its default width of 4 bits in particular implementations of the TTCAN IP module width a high module clock frequency.

Address	IF1 Register Set	Address	IF2 Register Set
CAN Base+0x10	IF1 Command Request	CAN Base+0x40	IF2 Command Request
CAN Base+0x12	IF1 Command Mask	CAN Base+0x42	IF2 Command Mask
CAN Base+0x14	IF1 Mask 1	CAN Base+0x44	IF2 Mask 1
CAN Base+0x16	IF1 Mask 2	CAN Base+0x46	IF2 Mask 2
CAN Base+0x18	IF1 Arbitration 1	CAN Base+0x48	IF2 Arbitration 1
CAN Base+0x1A	IF1 Arbitration 2	CAN Base+0x4A	IF2 Arbitration 2
CAN Base+0x1C	IF1 Message Control	CAN Base+0x4C	IF2 Message Control
CAN Base+0x1E	IF1 Data A 1	CAN Base+0x4E	IF2 Data A 1
CAN Base+0x20	IF1 Data A 2	CAN Base+0x50	IF2 Data A 2
CAN Base+0x22	IF1 Data B 1	CAN Base+0x52	IF2 Data B 1
CAN Base+0x24	IF1 Data B 2	CAN Base+0x54	IF2 Data B 2

3.3 Message Interface Register Sets

0x00-0x0F

Figure 6: IF1 and IF2 Message Interface Register Sets

There are two sets of Interface Registers that control the CPU access to the Message RAM. The Interface Registers avoid (by buffering the data to be transferred) conflicts between CPU access to the Message RAM and CAN message reception and transmission. A complete Message Object (see chapter 3.3.4) or parts of the Message Object may be transferred between the Message RAM and the IFx Message Buffer registers (see chapter 3.3.3) in one

single transfer. This transfer, performed in parallel on all selected parts of the Message Object, guarantees the data consistency of the CAN message. Figure 6 shows the structure of the two Interface Register sets.

The function of the two Interface Register sets is identical (except for test mode **NoRAM**). The second interface register set is provided to serve application programming. Two groups of software drivers may defined, each group is restricted to the use of one of the Interface Register sets. The software drivers of one group may interrupt software drivers of the other group, but not of the same group.

In a simple example, there is one Read_Message task that uses IFC1 to get received messages from the Message RAM and there is one Write_Message task that uses IFC2 to write messages to be transmitted into the Message RAM. Both tasks may interrupt each other.

Each set of Interface Registers consists of Message Buffer Registers controlled by their own Command Registers. The Command Mask Register specifies the direction of the data transfer and which parts of a Message Object will be transferred. The Command Request Register is used to select a Message Object in the Message RAM as target or source for the transfer and to start the action specified in the Command Mask Register.

3.3.1 IFx Command Mask Registers

The control bits of the IFx Command Mask Register specify the transfer direction and select which of the IFx Message Buffer Registers are source or target of the data transfer.

	15	14	13	12	11	10 9	98	7	6	5	4	3	2	1	0
IF1 Command Mask Register (addresses 0x13 & 0x12)				res								ClrIntPnd			
IF2 Command Mask Register (addresses 0x43 & 0x42)				res				WR/RD	Mask	Arb	Control	ClrIntPnd	TxRqst/ NewDat	Data A	Data B
	r	r	r	r	r	r 1	r r	rw	rw	rw	rw	rw	rw	rw	rw

WR/RD Write / Read

one **Write**: Transfer data from the selected Message Buffer Registers to the Message Object addressed by the Command Request Register.

zero **Read**: Transfer data from the Message Object addressed by the Command Request Register into the selected Message Buffer Registers.

The other bits of IFx Command Mask Register have different functions depending on the transfer direction :

3.3.1.1 Direction = Write

- Mask
- Access Mask Bits
- one transfer Identifier Mask + MDir + MXtd to Message Object.
- zero Mask bits unchanged.
- Arb Access Arbitration Bits
 - *one* transfer **Identifier + Dir + Xtd + MsgVal** to Message Object. *zero* Arbitration bits unchanged.

Control Access Control Bits

one transfer Control Bits to Message Object.

zero Control Bits unchanged.

Note : MSC2-0 is read-only in time triggered operating mode.

ClrIntPnd Clear Interrupt Pending Bit

Note : When writing to a Message Object, this bit is ignored.

TxRqst/NewDatAccess Transmission Request Bit

one set TxRqst bit

zero TxRqst bit unchanged

- *Note :* If a transmission is requested by setting **TxRqst/NewDat** in the IFx Command Mask Register, bit **TxRqst** in the IFx Message Control Register will be ignored.
- Data A Access Data Bytes 0-3 one transfer Data Bytes 0-3 to N
 - transfer Data Bytes 0-3 to Message Object.
 - zero Data Bytes 0-3 unchanged.
- Data BAccess Data Bytes 4-7onetransfer Data Bytes 4-7 to Message Object.zeroData Bytes 4-7 unchanged.

3.3.1.2 Direction = Read

- Mask Access Mask Bits
 - *one* transfer **Identifier Mask + MDir + MXtd** to IFx Message Buffer Register. *zero* Mask bits unchanged.
- ArbAccess Arbitration Bitsonetransfer Identifier + Dir + Xtd + MsgVal to IFx Message Buffer Register.zeroArbitration bits unchanged.
- Control Access Control Bits one transfer Control Bits to IFx Message Buffer Register. zero Control Bits unchanged.
- ClrIntPnd Clear Interrupt Pending Bit
 - one clear IntPnd bit in the Message Object.
 - zero IntPnd bit remains unchanged.
- TxRqst/NewDatAccess New Data Bit
 - one clear **NewDat** bit in the Message Object.
 - zero NewDat bit remains unchanged.
- *Note :* A read access to a Message Object can be combined with the reset of the control bits **IntPnd** and **NewDat**. The values of these bits transferred to the IFx Message Control Register always reflect the status before resetting them.
- Data AAccess Data Bytes 0-3
 - one transfer Data Bytes 0-3 to IFx Message Buffer Register.
 - zero Data Bytes 0-3 unchanged.
- Data BAccess Data Bytes 4-7
 - one transfer Data Bytes 4-7 to IFx Message Buffer Register.
 - zero Data Bytes 4-7 unchanged.

Note : The speed of the message transfer does not depend on how many bytes are transferred.

3.3.2 IFx Command Request Registers

A message transfer is started as soon as the CPU has written the message number to low byte of the Command Request Register. With this write operation, the **Busy** bit is automatically set to '1' to notify the CPU that a transfer is in progress. After a wait time of 3 to

6 **CAN_CLK** periods, the transfer between the Interface Register and the Message RAM has completed and the **Busy** bit is cleared to '0'. The upper limit of the wait time occurs when the message transfer coincides with a CAN message transmission, acceptance filtering, or message storage. If the CPU-IFC is implemented with the wait-function, the CPU is halted while the **Busy** bit is set. If the CPU writes to both Command Request Registers consecutively (requests a second transfer while another transfer is already in progress), the second transfer starts when the first one is completed.

IF1 Command Request Register	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
(addresses 0x11 & 0x10)	Busy				res				re	es		Mes	sage	Num	ıber	
IF2 Command Request Register	Busy				res				re	es		Mes	sage	Num	ıber	
(addresses 0x41 & 0x40)	r	r							1				rv	N		

Busy Busy Flag

one set to one when writing to the IFx Command Request Register *zero* reset to zero when read/write action has finished.

Message Number

0x01-0x20 Valid **Message Number**, the Message Object in the Message RAM is selected for data transfer.

Not a valid Message Number, interpreted as 0x20.

0x21-0x3F Not a valid Message Number, interpreted as *0x01-0x1F*.

Note : When an invalid **Message Number** is written to the Command Request Register, the **Message Number** will be transformed into a valid value and that Message Object will be transferred.

3.3.3 IFx Message Buffer Registers

The bits of the Message Buffer registers mirror the Message Objects in the Message RAM. The function of the Message Objects bits is described in chapter 3.3.4.

3.3.3.1 IFx Mask Registers

0x00

IF1 Mask 1 Register	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
(addresses 0x15 & 0x14)						l	Msk	15-0)							
IF1 Mask 2 Register (addresses 0x17 & 0x16)	MXtd	MDir	res						Ms	sk28	-16					
IF2 Mask 1 Register (addresses 0x45 & 0x44)			-			I	Msk	15-0)							
e e	MXtd	MDir	res]	Msk	15-0		sk28	-16					

3.3.3.2 IFx Arbitration Registers

IF1 Arbitration 1 Register	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
(addresses 0x19 & 0x18)							ID1	5-0								
IF1 Arbitration 2 Register (addresses 0x1B& 0x1A)	MsgVal	Xtd	Dir						II	028-	16					
	ID15-0															
IF2 Arbitration 1 Register (addresses 0x49 & 0x48)			-				ID1	5-0								
6	MsgVal	Xtd	Dir				ID1	5-0	II	028-	16					

3.3.3.3 IFx Message Control Registers

IF1 Message Control Register	15	14	13	12	11	10	9	8	7	6	5	4	321	0
(addresses 0x1D & 0x1C)	NewDat	MsgLst	IntPnd	UMask	TxIE	RxIE	RmtEn	TxRqst	EoB	MS	C2-()	DLC3	-0
IF2 Message Control Register	NewDat	MsgLst	IntPnd	UMask	TxIE	RxIE	RmtEn	TxRqst	EoB	MS	C2-()	DLC3	-0
(addresses 0x4D & 0x4C)	rw	rw	rw	rw	rw	rw	rw	rw	rw	r	W		rw	

3.3.3.4 IFx Data A and Data B Registers

The data bytes of CAN messages are stored in the IFx registers in the following order:

	15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0
IF1 Message Data A1 (addresses 0x1F & 0x1E)	Data(1)	Data(0)
IF1 Message Data A2 (addresses 0x21 & 0x20)	Data(3)	Data(2)
IF1 Message Data B1 (addresses 0x23 & 0x22)	Data(5)	Data(4)
IF1 Message Data B2 (addresses 0x25 & 0x24)	Data(7)	Data(6)
IF2 Message Data A1 (addresses 0x4F & 0x4E)	Data(1)	Data(0)
IF2 Message Data A2 (addresses 0x51 & 0x50)	Data(3)	Data(2)
IF2 Message Data B1 (addresses 0x53 & 0x52)	Data(5)	Data(4)
IF2 Message Data B2 (addresses 0x55 & 0x54)	Data(7)	Data(6)
	rw	ťW

In a CAN Data Frame, Data(0) is the first, Data(7) is the last byte to be transmitted or received. In CAN's serial bit stream, the MSB of each byte will be transmitted first.

3.3.4 Message Object in the Message Memory

There are 32 Message Objects in the Message RAM. To avoid conflicts between CPU access to the Message RAM and CAN message reception and transmission, the CPU cannot directly access the Message Objects, these accesses are handled via the IFx Interface Registers.

Figure 7 gives an overview of the two structure of a Message Object.

					Messag	ge Object			-	-		
UMask	Msk28-0	MXtd	MDir	EoB	MSC2-0	NewDat	MsgLst	RxIE	TxIE	IntPnd	RmtEn	TxRqst
MsgVal	ID28-0	Xtd	Dir	DLC3-0	Data 0	Data 1	Data 2	Data 3	Data 4	Data 5	Data 6	Data 7

Figure 7: Structure of a Message Object in the Message Memory

MsgVal Message Valid

- *one* The Message Object is configured and should be considered by the Message Handler.
- *zero* The Message Object is ignored by the Message Handler.
- Note : The CPU must reset the MsgVal bit of all unused Messages Objects during the initialization before it resets bit Init in the CAN Control Register. This bit must also be reset before the identifier Id28-0, the control bits Xtd, Dir, or the Data Length Code DLC3-0 are modified, or if the Messages Object is no longer required.

UMask Use Acceptance Mask

- one Use Mask (Msk28-0, MXtd, and MDir) for acceptance filtering
- zero Mask ignored.
- *Note :* If the **UMask** bit is set to *one*, the Message Object's mask bits have to be programmed during initialization of the Message Object before **MsgVal** is set to *one*.

ID28-0	Messa	ge Identifi	er						
	ID28 -	ID0	29-bit Identifier ("Extended Frame").						
	ID28 -	ID18	11-bit Identifier ("Standard Frame").						
Msk28-0	Identifier Mask								
	one	The corr	esponding identifier bit is used for acceptance filtering.						
	zero		esponding bit in the identifier of the message object cannot inhibit h in the acceptance filtering.						
Xtd	Extend	ed Identifi	er						
	one	The 29-b	it ("extended") Identifier will be used for this Message Object.						
	zero	The 11-b	it ("standard") Identifier will be used for this Message Object.						
MXtd	Mask E	Extended I	dentifier						
			ended identifier bit (IDE) is used for acceptance filtering.						
	zero	The exte	nded identifier bit (IDE) has no effect on the acceptance filtering						
Note : When	n 11-bit	("standard") Identifiers are used for a Message Object, the identifiers of received						

- Data Frames are written into bits ID28 to ID18. For acceptance filtering, only these bits together with mask bits Msk28 to Msk18 are considered.
- Dir Message Direction
 - Direction = *transmit*. On **TxRqst**, the respective Message Object is transone mitted as a Data Frame. On reception of a Remote Frame with matching identifier, the **TxRqst** bit of this Message Object is set (if **RmtEn** = one).
 - Direction = receive: On **TxRqst**, a Remote Frame with the identifier of this zero Message Object is transmitted. On reception of a Data Frame with matching identifier, that message is stored in this Message Object.
- **MDir** Mask Message Direction
 - one The message direction bit (**Dir**) is used for acceptance filtering.

zero The message direction bit (**Dir**) has no effect on the acceptance filtering. The Arbitration Registers ID28-0, Xtd, and Dir are used to define the identifier and type of outgoing messages and are used (together with the mask registers Msk28-0, MXtd, and **MDir**) for acceptance filtering of incoming messages. A received message is stored into the valid Message Object with matching identifier and Direction=receive (Data Frame) or Direction=transmit (Remote Frame). Extended frames can be stored only in Message Objects with Xtd = one, standard frames in Message Objects with Xtd = zero. If a received message (Data Frame or Remote Frame) matches with more than one valid Message Object, it is stored into that with the lowest message number. For details see chapter 4.1.3 Acceptance Filtering

- EoB End of Block

of Received Messages.

- one Single Message Object or last Message Object of a FIFO Buffer Block.
- zero Message Object belongs to a FIFO Buffer Block and is not the last Message Object of that FIFO Buffer Block.
- *Note :* This bit is used to concatenate two ore more Message Objects (up to 32) to build a FIFO Buffer. For single Message Objects (not belonging to a FIFO Buffer) this bit must always be set to one. For details on the concatenation of Message Objects see chapter 4.2.2.3.
- MSC2-0 Message Status Count
 - 0-7 The actual value of the Message Status Count, read-only in active mode.
- *Note :* The Message Status Count is status information that is generated for periodic Message Objects in Time Triggered Communication (ISO11898-4). It has no function in Event Driven CAN Communication (ISO11898-1) and for arbitrating Message Objects in TTCAN.

NewDat	New D	Data
	one	The Message Handler or the CPU has written new data into the data por- tion of this Message Object.
	zero	No new data has been written into the data portion of this Message Object by the Message Handler since last time this flag was cleared by the CPU.
MsgLst	Messa	ge Lost (only valid for Message Objects with direction = <i>receive</i>)
	one	The Message Handler stored a new message into this object when New- Dat was still set, the CPU has lost a message.
	zero	No message lost since last time this bit was reset by the CPU.
RxIE	Receiv	/e Interrupt Enable
	one	IntPnd will be set after a successful reception of a frame.
	zero	IntPnd will be left unchanged after a successful reception of a frame.
TxIE	Transr	nit Interrupt Enable
	one zero	IntPnd will be set after a successful transmission of a frame. IntPnd will be left unchanged after the successful transmission of a frame.
IntPnd	Interru	pt Pending
	one	This message object is the source of an interrupt. The Interrupt Identifier in the Interrupt Register will point to this message object if there is no other interrupt source with higher priority.
	zero	This message object is not the source of an interrupt.
RmtEn	Remo	te Enable
	one	At the reception of a Remote Frame, TxRqst is set.
	zero	At the reception of a Remote Frame, TxRqst is left unchanged.
TxRqst	Transr	nit Request
	one	The transmission of this Message Object is requested and is not yet done.
	zero	This Message Object is not waiting for transmission.
Note : In T	TCAN m	ode, there are two types of transmit Message Objects. When NewDat is set and

- **TxRqst** is reset, the message will be transmitted periodically at each Transmit_Trigger for this message, without changing **NewDat** or **TxRqst**. When both **NewDat** and **TxRqst** are set, the message will be transmitted once at a Transmit_Trigger for this message, inside an arbitrating time window. When the transmission was not successful, it will be repeated at the next Transmit_Trigger for this message. When the transmission was successful, **NewDat** is reset.
- DLC3-0 Data Length Code
 - *0-8* Data Frame has 0-8 data bytes.
 - 9-15 Data Frame has 8 data bytes
- *Note :* The Data Length Code of a Message Object must be defined the same as in all the corresponding objects with the same identifier at other nodes. When the Message Handler stores a data frame, it will write the DLC to the value given by the received message.
- manual_about.fm

- Data 0 1st data byte of a CAN Data Frame
- Data 12nd data byte of a CAN Data Frame
- Data 23rd data byte of a CAN Data Frame
- **Data 3** 4th data byte of a CAN Data Frame
- Data 45th data byte of a CAN Data Frame
- Data 56th data byte of a CAN Data Frame
- Data 67th data byte of a CAN Data Frame
- **Data 7** 8th data byte of a CAN Data Frame
- *Note :* Byte **Data 0** is the first data byte shifted into the shift register of the CAN Core during a reception, byte **Data 7** is the last. When the Message Handler stores a Data Frame, it will write all the eight data bytes into a Message Object. If the Data Length Code is less than 8, the remaining bytes of the Message Object will be overwritten by **non specified values**.

3.4 Message Handler Registers

All Message Handler registers are read-only. Their contents (**TxRqst**, **NewDat**, **IntPnd**, and **MsgVal** bits of each Message Object and the Interrupt Identifier) is status information provided by the Message Handler FSM.

3.4.1 Interrupt Register (addresses 0x09 & 0x08)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
	IntId15-8									IntId7-0									
			1	r							r								

Intld15-0Interrupt Identifier (the number here indicates the source of the interrupt)
0x0000No interrupt is pending.
0x0001-0x00200x0001-0x0020Number of Message Object which caused the interrupt.
0x0021-0x3FFFunused.
TTCAN Interrupt.0x4000TTCAN Interrupt.
0x4001-0x7FFFunused.
Unused.
0x80000x8000Status Interrupt.
Unused.
0x8001-0xBFFFunused.
Unused.
Unused.
TTCAN Interrupt and Status Interrupt.
0xC001-0xFFFF unused.

nanual_about.fm

If several interrupts are pending, the CAN Interrupt Register will point to the pending interrupt with the highest priority, disregarding their chronological order. An interrupt remains pending until the CPU has cleared it. If **IntId** is different from 0x0000 and **IE** is set, the interrupt line to the CPU, **IRQ_B**, is active. The interrupt line remains active until **IntId** is back to value 0x0000 (the cause of the interrupt is reset) or until **IE** is reset.

The Status Interrupt has the highest priority. Among the message interrupts, the Message Object's interrupt priority decreases with increasing message number.

A message interrupt is cleared by clearing the Message Object's **IntPnd** bit. The Status Interrupt is cleared by reading the Status Register. The TTCAN Interrupt is cleared by reading the TTCAN Interrupt Vector Register.

3.4.2 Transmission Request Registers

Transmission Request 1 Register	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
(addresses 0x81 & 0x80)	TxRqst16-9								TxRqst8-1								
Transmission Request 2 Register	TxRqst32-25									Т	xRqs	t24-1	17				
(addresses 0x83 & 0x82)				1	:				r								

TxRqst32-1Transmission Request Bits (of all Message Objects)

one The transmission of this Message Object is requested and is not yet done.

zero This Message Object is not waiting for transmission.

These registers hold the **TxRqst** bits of the 32 Message Objects. By reading out the **TxRqst** bits, the CPU can check for which Message Object a Transmission Request is pending. The **TxRqst** bit of a specific Message Object can be set/reset by the CPU via the IFx Message Interface Registers or (when not in time triggered mode) by the Message Handler after reception of a Remote Frame or after a successful transmission.

3.4.3 New Data Registers

New Data 1 Register	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
(addresses 0x91 & 0x90)	NewDat16-9									NewDat8-1								
New Data 2 Register	NewDat32-25										N	ewDa	at24-	17				
(addresses 0x93 & 0x92)	r								r									

NewDat32-1New Data Bits (of all Message Objects)

- *one* The Message Handler or the CPU has written new data into the data portion of this Message Object.
- *zero* No new data has been written into the data portion of this Message Object by the Message Handler since last time this flag was cleared by the CPU.

MsgLstThese registers hold the **NewDat** bits of the 32 Message Objects. By reading out the **NewDat** bits, the CPU can check for which Message Object the data portion was updated. The **NewDat** bit of a specific Message Object can be set/reset by the CPU via the IFx Message Interface Registers or by the Message Handler after reception of a Data Frame or after a successful transmission.

3.4.4 Interrupt Pending Registers

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
(addresses 0xA1 & 0xA0)	IntPnd16-9									IntPnd8-1								
Interrupt Pending 2 Register	IntPnd32-25										Ir	ntPno	124-1	7				
(addresses 0xA3 & 0xA2)	r								r									

IntPnd32-1 Interrupt Pending Bits (of all Message Objects)

one This message object is the source of an interrupt.

zero This message object is not the source of an interrupt.

These registers hold the **IntPnd** bits of the 32 Message Objects. By reading out the **IntPnd** bits, the CPU can check for which Message Object an interrupt is pending. The **IntPnd** bit of a specific Message Object can be set/reset by the CPU via the IFx Message Interface Registers or by the Message Handler after reception or after a successful transmission of a frame. This will also affect the value of **IntId** in the Interrupt Register.

3.4.5 Message Valid 1 Register

Message Valid 1 Register	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
(addresses 0xB1 & 0xB0)	MsgVal16-9								MsgVal8-1								
Message Valid 2 Register	MsgVal32-25										Μ	lsgVa	al24-	17			
(addresses 0xB3 & 0xB2)	r r																

MsgVal32-1Message Valid Bits (of all Message Objects)

one This Message Object is configured and should be considered by the Message Handler.

zero This Message Object is ignored by the Message Handler.

These registers hold the **MsgVal** bits of the 32 Message Objects. By reading out the **MsgVal** bits, the CPU can check which Message Object is valid. The **MsgVal** bit of a specific Message Object can be set/reset by the CPU via the IFx Message Interface Registers.

3.5 Registers for Time Triggered Communication

3.5.1 Trigger Memory Access Register (addresses 0x0F & 0x0E)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Rd/Wr	res		Trig	ger Nun	ıber										
rw	r	r	r	r	r	r	r	r	r	r			rw		

Rd/Wr Read / Write

one Write to selected Trigger.

zero Read from selected Trigger.

Trigger Number

0x00-0x1F The trigger is selected for data transfer between Trigger Memory and IF1 Message Data B1 and B2 Registers.

Note : The CPU may access the Trigger Memory only during Configuration Mode. During active mode, the write to the Trigger Memory Access register is locked. The Trigger Memory access is started by a write to the low byte of the Trigger Memory Access register.

3.5.2 IF1 Data B1 and B2 Registers for Trigger Memory Access

The trigger data of the TTCAN system matrix is stored in the Trigger Memory. The Trigger Memory is accessed via the IF1 Data B1 and B2 Registers. The data transfer is controlled by the Trigger Memory Access Register. The bits of IF1 Data B1 and B2 Registers correspond with the bits of a Trigger Memory word according to the following table :

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IF1 Message Data B1		Туре			Message Number					S Cycle_Code						
IF1 Message Data B2					Time_Mark											
				r	w							r	W			

Note : Accesses to the Trigger Memory are controlled by the Trigger Memory Access Register, which selects a word of the Trigger Memory and specifies the direction of the data transfer.

On each transfer, 32 bits are loaded either from the IF1 Data B1 and B2 Registers to the selected Trigger Memory word or vice versa.

In the Trigger Memory, the Triggers must be sorted according to their Time_Marks. There may not be two Triggers that are active at the same Cycle Time and Cycle_Count. For details see chapter 5.1.3.

Туре	Trigger	Туре	
	0	Tx_Ref_Trigger	valid when not in Gap
	1	Tx_Ref_Trigger_Gap	valid when in Gap
	2	Tx_Trigger_Single	Start a transmission
	3	Tx_Trigger_Merged	Start a Merged Arbitrating Window
	4	Watch_Trigger	valid when not in Gap
	5	Watch_Trigger_Gap	valid when in Gap
	6	Rx_Trigger	Check for reception
	7	EndOfList	illegal type, causes config-error
Message N	Number		
_	0x00	Trigger is valid for Message	32
	0x01-0	Dx1F Trigger is valid for Message	1 to Message 31
Cycle_Coc	de Cycle	e_Count for which the Trigger is valid	
	0b000	000x valid for all Cycles	
	0b000	001c valid every second Cycle	at (Cycle_Count mod 2) = c
	0h0000	01cc valid every fourth Cycle	at (Cycle Count mod 4) = cc

0b000001c valid every second Cycle	at (Cycle_Count mod 2) = c
0b00001cc valid every fourth Cycle	at (Cycle_Count mod 4) = cc
0b0001ccc valid every eighth Cycle	at (Cycle_Count mod 8) = ccc
0b001cccc valid every sixteenth Cycle	at (Cycle_Count mod 16) = cccc
0b01ccccc valid every thirty-second Cycle	at (Cycle_Count mod 32) = ccccc
0b1cccccc valid every sixty-fourth Cycle	at (Cycle_Count mod 64) = cccccc

Time_Mark

0x0000-0xFFFF Cycle Time for which the trigger becomes active.

Note : The Message Number must be "1" for Type Tx_Ref_Trigger and Tx_Ref_Trigger_Gap. The Message Number is not regarded for Type Watch_Trigger, Watch_Trigger_Gap, and EndOf-List. The Time_Mark is not regarded for Trigger Type EndOfList. The Cycle_Count is only regarded for Type Rx_Trigger, Tx_Trigger_Single, and Tx_Trigger_Merged.

3.5.3 TT Operation Mode Register (addresses 0x29 & 0x28)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	res			Init_	Ref_Of	fset			TM	1	MPR2-	0	L2	EECS	TTM	lode
	r				rw				rw		rw		rw	rw	rv	N
3	Init_Ref	_	et Initi (00-0x			0	0		al offs	et ma	ay not	be ne	egativ	e).		
	тм	or	me Ma ne ero	aster					ential) er be a							
	MPr2-0		me Ma (0-0x7		-	· ·			of Ref node			0		ntifier)		
	L2	or	evel 2 ne ero						s in TT s in TT							

EECS	Enable External one	Clock Synchronisation TUR Configuration (NumCfg only) may be updated during TTCAN operation.
	zero	TUR Configuration may not be updated.
TTMode	TTCAN Operation	on Mode
	0x0	TTMode_0 Event driven CAN Communication (default mode).
	0x1	TTMode_1 Configuration Mode.
	0x2	TTMode_2 Strictly Time Triggered Operation.
	0x3	TTMode_3 Event Synchronised Time Triggered Operation.

Note : The CPU may write to the TT Operation Mode register only during initialisation (Init and CCE are set). Configuration Mode enables the write access to the other TTCAN configuration registers. The whole CAN module remains in initialisation mode while TTMode is TTMode_1, "Configuration Mode", even if Init is reset.

The following registers require **TTMode_1** "Configuration Mode" to be writable :

Name	Reset Value	Function
Trigger Memory Access	0x0000	Defines communication schedule
TT Operation Mode15-2	0x0000	Time mastership, clock control
TT Matrix Limits1	0x0000	Number of transmissions
TT Matrix Limits2	0x0000	Length of cycle components
TT Application Watchdog	0x0001	Watchdog service interval
TUR-NumeratorCfg	0x0000	Length of NTU
TUR-DenominatorCfg	0x1000	Length of NTU
Clock Control15-8	0x0000	Clock calibration, stopwatch, TMI

3.5.4 TT Matrix Limits1 Register (addresses 0x2B & 0x2A)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	res	5							Ε	TT					
	r								1	ſW					

ETT Expected Tx_Trigger

0x000-0xfFF Expected number of Tx_Triggers in one matrix cycle.

3.5.5 TT Matrix Limits2 Register (addresses 0x2D & 0x2C)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RDI	LC			TE	W		r	es			CO	CM		
_		rw				rv	V		-	r			r	W		
F	RDLC	R	eferer	nce M	essag	e Dat	a Ler	ngth (Code							
		0>	<i>(</i> 0		inv	valid v	alue.									
		0>	<1-0xF	-	DI	_C of I	Refer	ence	Mess	age to	o tran	smit v	vhen T	Time N	/laster	
٦	EW	Т	c_Ena	ble W	/indow	1										
		0>	(0-0xF	-	Le	ength o	of Tx_	Enat	ole Wi	ndow						

TTCAN

ССМ	Cycle_Count_	Max (Number of last Basic Cycle in the Matrix Cycle)
	0x00	1 Basic Cycle in the Matrix Cycle.
	0x01	2 Basic Cycles in the Matrix Cycle.
	0x03	4 Basic Cycles in the Matrix Cycle.
	0x07	8 Basic Cycles in the Matrix Cycle.
	0x0F	16 Basic Cycles in the Matrix Cycle.
	0x1F	32 Basic Cycles in the Matrix Cycle.
	0x3F	64 Basic Cycles in the Matrix Cycle.
	other values	reserved.

3.5.6 TT Application Watchdog Limit Register (addresses 0x2F & 0x2E)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bark				res							Арр	WdL			
rw				r							1	W			

BarkThe state of the Application_Watchdog
one
zeroThe application has failed to serve the watchdog on time.The application did serve the watchdog on time.

AppWdL Application_Watchdog_Limit

0x00-0xFF

The maximum time (unit is 256•NTU) after which the application has to serve the watchdog again since last time it has served it.

The application watchdog is served by reading the high byte of the register. When the watchdog is not served in time, the bit **Bark** is set, all TTCAN communication is stopped, and the TTCAN module is set into silent mode. The TTCAN module is restarted by writing **Bark** to '0' in configuration mode.

The application watchdog can be disabled by programming the Test Register bit **WdOff** to '1' and **AppWdL** to 0x00, see chapter 2.3.4.2.

3.5.7 TT Interrupt Enable Register (addresses 0x31 & 0x30)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CfE	ApW	WTr	IWT	CEL	TxO	TxU	GTE	Dis	GTW	SWE	TMI	SoG	CSM	SSM	SBC
rw															

There is for each bit in the TT Interrupt Vector register one corresponding enable bit in the TT Interrupt Enable register, '1' meaning enabled and '0' meaning disabled. The TT Interrupt Vector register bits will be updated regardless of the TT Interrupt Enable register bits, the enable bits control whether an interrupt will be generated when the matching bit in the TT Interrupt Vector register is set to '1' (and when the module interrupt is enabled by IE = '1' in the CAN Control register).

3.5.8 TT Interrupt Vector Register (addresses 0x33 & 0x32)

The individual TT Interrupt Vector register bits are set to '1' when their specific interrupt condition is met, an interrupt will be generated as long as both an Interrupt Vector bit and the corresponding Interrupt Enable bits are set. The Interrupt Vector register bits will not be cleared automatically; with the exception of hardware reset, they can only be cleared by the CPU. The CPU cannot write the Interrupt Vector register bits to '1', but it can write them to '0'.

Any number of bits may be written to '0' (cleared) at the same time. Bits that are written to '1' remain unchanged.

CfE ApW WTr IWT CEL TxO TxU GTE Dis GTW SWE TMI SoG CSM SSM SBC rw	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CfEConfig Error Set when an error is found in the Trigger List.ApWApplication Watchdog Set when the application watchdog was not served in time.WTrWatch Trigger Set when a Watch Trigger became active (missing Reference Message).IWTInitialisation Watch Trigger Set when an Initialisation Watch Trigger became active (no system start-up).Note : The initialisation is restarted by resetting IWT.CELChange of Error Level Set when the Error Level changed.TXOTx_Count Overflow Set when the FSE sees more than Expected_Tx_Trigger in one Matrix Cycle.TXUSt when the FSE sees less than Expected_Tx_Trigger in one Matrix Cycle.GTEGlobal Time Error Set when Synchronisation Deviation SD exceeds specified limit SDL (level2 only).DisGlobal Time Urap Set when a Global Time wrap occurred (from 0xFFFF to 0x0000).SWEStop Watch Event Set when a rising edge is detected at the STOP_WATCH_TRIGGER pin.TMITime Mark Interrupt Set when a Gap is detected (Next_is_Gap bit in the Reference Message).CSMChange of Synchronisation Mode Set when a Gap is detected (Next_is_Gap bit in the Reference Message).SSMStart of System Matrix Cycle Set when a new System Matrix Cycle has started.	CfE	ApW	WTr	IWT	CEL	TxO	TxU	GTE	Dis	GTW	SWE	TMI	SoG	CSM	SSM	SBC
Set when an error is found in the Trigger List.ApWApplication Watchdog Set when the application watchdog was not served in time.WTrWatch Trigger Set when a Watch Trigger became active (missing Reference Message).IWTInitialisation Watch Trigger Set when an Initialisation Watch Trigger became active (no system start-up).Note : The initialisation is restarted by resetting IWT.CELChange of Error Level Set when the Error Level changed.TxOTx_Count Overflow Set when the FSE sees more than Expected_Tx_Trigger in one Matrix Cycle.TxUTx_count Underflow Set when the FSE sees less than Expected_Tx_Trigger in one Matrix Cycle.GTEGlobal Time Error Set when Synchronisation Deviation SD exceeds specified limit SDL (level2 only).DisGlobal Time Discontinuity Set on discontinuity of the Global Time (Disc_Bit in the Reference Message).GTWStop Watch Event Set when a rising edge is detected at the STOP_WATCH_TRIGGER pin.TMITime Mark Interrupt Set when a Gap is detected (Next_is_Gap bit in the Reference Message).SGSStart of Gap Set when a Gap is detected (Next_is_Gap bit in the Reference Message).CSMChange of Synchronisation Mode Set when a Gap is detected (Next_is_Gap bit in the Reference Message).SSMStart of System Matrix Cycle Set when a new System Matrix Cycle has started.	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
ApW Application Watchdog Set when the application watchdog was not served in time. WTr Watch Trigger Set when a Watch Trigger became active (missing Reference Message). IWT Initialisation Watch Trigger became active (no system start-up). <i>Note</i> : The initialisation is restarted by resetting IWT. Cell Change of Error Level Set when the Error Level changed. Tx_Count Overflow Set when the FSE sees more than Expected_Tx_Trigger in one Matrix Cycle. TxU Tx_Count Underflow Set when the FSE sees less than Expected_Tx_Trigger in one Matrix Cycle. GTE Global Time Error Set when Synchronisation Deviation SD exceeds specified limit SDL (level2 only). Dis Global Time Discontinuity Set on discontinuity of the Global Time (Disc_Bit in the Reference Message). GTW Global Time Wrap Set when a Global Time wrap occurred (from 0xFFFF to 0x0000). SWE Stop Watch Event Set when a Global Time equals value in Time Mark register. SoG Start of Gap Set when a Gap is detected at the STOP_WATCH_TRIGGER pin. TMI Time Mark Interrupt Set when the selected time equals value in Time Mark register. SoG Start of Gap Set when the master to slave relation or the schedule synchronisation changed. SSM Start of System Matrix Cycle Set when a new System Matrix Cycle has started.	CfE	C	onfig E	Error												
Set when the application watchdog was not served in time.WTrWatch Trigger Set when a Watch Trigger became active (missing Reference Message).IWTInitialisation Watch Trigger became active (no system start-up).Note : The initialisation is restarted by resetting IWT.CELChange of Error Level Set when the Error Level changed.TxOTx_Count Overflow Set when the FSE sees more than Expected_Tx_Trigger in one Matrix Cycle.TxUTx_Count Underflow Set when the FSE sees less than Expected_Tx_Trigger in one Matrix Cycle.GTEGlobal Time Error Set when Synchronisation Deviation SD exceeds specified limit SDL (level2 only).DisGlobal Time Discontinuity Set on discontinuity of the Global Time (Disc_Bit in the Reference Message).GTWStop Watch Event Set when a Global Time wrap occurred (from 0xFFFF to 0x0000).SWEStop Watch Event Set when a rising edge is detected at the STOP_WATCH_TRIGGER pin.TMITime Mark Interrupt Set when the selected time equals value in Time Mark register.SoGStart of Gap Set when a Gap is detected (Next_is_Gap bit in the Reference Message).CSMChange of Synchronisation Mode Set when the master to slave relation or the schedule synchronisation changed.SSMStart of System Matrix Cycle Set when a new System Matrix Cycle has started.		S	et whe	en an e	error is	s foun	d in th	ne Trig	gger l	_ist.						
WTrWatch Trigger Set when a Watch Trigger became active (missing Reference Message).IWTInitialisation Watch Trigger Set when an Initialisation Watch Trigger became active (no system start-up).Note : The initialisation is restarted by resetting IWT.CELChange of Error Level Set when the Error Level changed.Tx.Tx_Count Overflow 	ApW		•			•	wotok			ot oor	wodir	timo				
Set when a Watch Trigger became active (missing Reference Message).IWTInitialisation Watch Trigger Set when an Initialisation Watch Trigger became active (no system start-up).Note : The initialisation is restarted by resetting IWT.CELChange of Error Level Set when the Error Level changed.Tx0Tx_Count Overflow Set when the FSE sees more than Expected_Tx_Trigger in one Matrix Cycle.TxUTx_Count Underflow Set when the FSE sees less than Expected_Tx_Trigger in one Matrix Cycle.GTEGlobal Time Error Set when Synchronisation Deviation SD exceeds specified limit SDL (level2 only).DisGlobal Time Discontinuity Set on discontinuity of the Global Time (Disc_Bit in the Reference Message).GTWGlobal Time Wrap Set when a Global Time wrap occurred (from 0xFFFF to 0x0000).SWEStop Watch Event Set when a rising edge is detected at the STOP_WATCH_TRIGGER pin.TMITime Mark Interrupt Set when a Gap is detected (Next_is_Gap bit in the Reference Message).CSMChange of Synchronisation Mode Set when a new System Matrix Cycle has started.SBCStart of Basic Cycle	\ \/ Tr				••	alion	water	luog v	Va5 1	101 561	veu ii	i une	•			
Set when an Initialisation Watch Trigger became active (no system start-up). Note : The initialisation is restarted by resetting IWT. CEL Change of Error Level Set when the Error Level changed. TxO Tx_Count Overflow Set when the FSE sees more than Expected_Tx_Trigger in one Matrix Cycle. TxU Tx_Count Underflow Set when the FSE sees less than Expected_Tx_Trigger in one Matrix Cycle. GTE Global Time Error Set when Synchronisation Deviation SD exceeds specified limit SDL (level2 only). Dis Global Time Discontinuity Set on discontinuity of the Global Time (Disc_Bit in the Reference Message). GTW Global Time Wrap Set when a Global Time wrap occurred (from 0xFFFF to 0x0000). SWE Stop Watch Event Set when a rising edge is detected at the STOP_WATCH_TRIGGER pin. TMI Time Mark Interrupt Set when the selected time equals value in Time Mark register. SoG Start of Gap Set when a Gap is detected (Next_is_Gap bit in the Reference Message). CSM Change of Synchronisation Mode Set when the master to slave relation or the schedule synchronisation changed. SSM Start of System Matrix Cycle Set when a new System Matrix Cycle has started.	•• •					riggei	· beca	ame a	ctive	(miss	ing R	eferer	nce Me	essage	e).	
Note : The initialisation is restarted by resetting IWT. CEL Change of Error Level Set when the Error Level changed. TxO Tx_Count Overflow Set when the FSE sees more than Expected_Tx_Trigger in one Matrix Cycle. TxU Tx_Count Underflow Set when the FSE sees less than Expected_Tx_Trigger in one Matrix Cycle. GTE Global Time Error Set when Synchronisation Deviation SD exceeds specified limit SDL (level2 only). Dis Global Time Discontinuity Set on discontinuity of the Global Time (Disc_Bit in the Reference Message). GTW Global Time Wrap Set when a Global Time wrap occurred (from 0xFFFF to 0x0000). SWE Stop Watch Event Set when a rising edge is detected at the STOP_WATCH_TRIGGER pin. TMI Time Mark Interrupt Set when the selected time equals value in Time Mark register. SoG Start of Gap Set when a Gap is detected (Next_is_Gap bit in the Reference Message). CSM Change of Synchronisation Mode Set when the master to slave relation or the schedule synchronisation changed. SSM Start of System Matrix Cycle Set when a new System Matrix Cycle has started. SBC Start of Basic Cycle	IWT															
CELChange of Error Level Set when the Error Level changed.TxOTx_Count Overflow Set when the FSE sees more than Expected_Tx_Trigger in one Matrix Cycle.TxUTx_Count Underflow Set when the FSE sees less than Expected_Tx_Trigger in one Matrix Cycle.GTEGlobal Time Error Set when Synchronisation Deviation SD exceeds specified limit SDL (level2 only).DisGlobal Time Discontinuity Set on discontinuity of the Global Time (Disc_Bit in the Reference Message).GTWGlobal Time Wrap Set when a Global Time wrap occurred (from 0xFFFF to 0x0000).SWEStop Watch Event Set when a rising edge is detected at the STOP_WATCH_TRIGGER pin.TMITime Mark Interrupt Set when the selected time equals value in Time Mark register.SoGStart of Gap Set when a Gap is detected (Next_is_Gap bit in the Reference Message).CSMChange of Synchronisation Mode Set when a master to slave relation or the schedule synchronisation changed.SSMStart of System Matrix Cycle Set when a new System Matrix Cycle has started.								-	-	ecam	e acti	ve (no	o syste	em sta	rt-up)	•
Set when the Error Level changed.TxOTx_Count Overflow Set when the FSE sees more than Expected_Tx_Trigger in one Matrix Cycle.TxUTx_Count Underflow Set when the FSE sees less than Expected_Tx_Trigger in one Matrix Cycle.GTEGlobal Time Error Set when Synchronisation Deviation SD exceeds specified limit SDL (level2 only).DisGlobal Time Discontinuity Set on discontinuity of the Global Time (Disc_Bit in the Reference Message).GTWGlobal Time Wrap Set when a Global Time wrap occurred (from 0xFFFF to 0x0000).SWEStop Watch Event Set when a rising edge is detected at the STOP_WATCH_TRIGGER pin.TMITime Mark Interrupt Set when the selected time equals value in Time Mark register.SoGStart of Gap Set when a Gap is detected (Next_is_Gap bit in the Reference Message).CSMChange of Synchronisation Mode Set when a new System Matrix Cycle has started.SBCStart of Basic Cycle						•	settin	g I W I.								
Set when the FSE sees more than Expected_Tx_Trigger in one Matrix Cycle.TxUTx_Count Underflow Set when the FSE sees less than Expected_Tx_Trigger in one Matrix Cycle.GTEGlobal Time Error Set when Synchronisation Deviation SD exceeds specified limit SDL (level2 only).DisGlobal Time Discontinuity Set on discontinuity of the Global Time (Disc_Bit in the Reference Message).GTWGlobal Time Wrap Set when a Global Time wrap occurred (from 0xFFFF to 0x0000).SWEStop Watch Event Set when a rising edge is detected at the STOP_WATCH_TRIGGER pin.TMITime Mark Interrupt Set when the selected time equals value in Time Mark register.SoGStart of Gap 	GEL		•				chang	ged.								
TxUTx_Count Underflow Set when the FSE sees less than Expected_Tx_Trigger in one Matrix Cycle.GTEGlobal Time Error Set when Synchronisation Deviation SD exceeds specified limit SDL (level2 only).DisGlobal Time Discontinuity Set on discontinuity of the Global Time (Disc_Bit in the Reference Message).GTWGlobal Time Wrap Set when a Global Time wrap occurred (from 0xFFFF to 0x0000).SWEStop Watch Event Set when a rising edge is detected at the STOP_WATCH_TRIGGER pin.TMITime Mark Interrupt Set when the selected time equals value in Time Mark register.SoGStart of Gap Set when a Gap is detected (Next_is_Gap bit in the Reference Message).CSMChange of Synchronisation Mode Set when the master to slave relation or the schedule synchronisation changed.SSMStart of System Matrix Cycle Set when a new System Matrix Cycle has started.SBCStart of Basic Cycle	TxO	Т	<_Cou	int Ove	erflow											
Set when the FSE sees less than Expected_Tx_Trigger in one Matrix Cycle.GTEGlobal Time Error Set when Synchronisation Deviation SD exceeds specified limit SDL (level2 only).DisGlobal Time Discontinuity Set on discontinuity of the Global Time (Disc_Bit in the Reference Message).GTWGlobal Time Wrap Set when a Global Time wrap occurred (from 0xFFFF to 0x0000).SWEStop Watch Event Set when a rising edge is detected at the STOP_WATCH_TRIGGER pin.TMITime Mark Interrupt Set when the selected time equals value in Time Mark register.SoGStart of Gap Set when a Gap is detected (Next_is_Gap bit in the Reference Message).CSMChange of Synchronisation Mode Set when a new System Matrix Cycle has started.SBCStart of Basic Cycle		S	et whe	en the	FSE s	ees n	nore t	han E	xpeo	cted_	Tx_Tr	igger	in one	e Matr	ix Cyc	le.
GTEGlobal Time Error Set when Synchronisation Deviation SD exceeds specified limit SDL (level2 only).DisGlobal Time Discontinuity Set on discontinuity of the Global Time (Disc_Bit in the Reference Message).GTWGlobal Time Wrap Set when a Global Time wrap occurred (from 0xFFFF to 0x0000).SWEStop Watch Event Set when a rising edge is detected at the STOP_WATCH_TRIGGER pin.TMITime Mark Interrupt Set when the selected time equals value in Time Mark register.SoGStart of Gap Set when a Gap is detected (Next_is_Gap bit in the Reference Message).CSMChange of Synchronisation Mode Set when the master to slave relation or the schedule synchronisation changed.SSMStart of System Matrix Cycle Set when a new System Matrix Cycle has started.SBCStart of Basic Cycle	TxU		_							I. T .	.			N 4 - 4 - 1	0	_
Set when Synchronisation Deviation SD exceeds specified limit SDL (level2 only).DisGlobal Time Discontinuity Set on discontinuity of the Global Time (Disc_Bit in the Reference Message).GTWGlobal Time Wrap Set when a Global Time wrap occurred (from 0xFFFF to 0x0000).SWEStop Watch Event Set when a rising edge is detected at the STOP_WATCH_TRIGGER pin.TMITime Mark Interrupt Set when the selected time equals value in Time Mark register.SoGStart of Gap Set when a Gap is detected (Next_is_Gap bit in the Reference Message).CSMChange of Synchronisation Mode Set when the master to slave relation or the schedule synchronisation changed.SSMStart of System Matrix Cycle Set when a new System Matrix Cycle has started.SBCStart of Basic Cycle	OTE					iees ie	ess th	an Ex	рест	ea_1	x_irię	gger i	n one	Matrix	Cyci	e.
Set on discontinuity of the Global Time (Disc_Bit in the Reference Message).GTWGlobal Time Wrap Set when a Global Time wrap occurred (from 0xFFFF to 0x0000).SWEStop Watch Event Set when a rising edge is detected at the STOP_WATCH_TRIGGER pin.TMITime Mark Interrupt Set when the selected time equals value in Time Mark register.SoGStart of Gap Set when a Gap is detected (Next_is_Gap bit in the Reference Message).CSMChange of Synchronisation Mode Set when the master to slave relation or the schedule synchronisation changed.SSMStart of System Matrix Cycle Set when a new System Matrix Cycle has started.SBCStart of Basic Cycle	GIE	-		-	-	isatior	ו Dev	iation	SD e	excee	ds spe	ecified	l limit :	SDL (I	evel2	only).
GTWGlobal Time Wrap Set when a Global Time wrap occurred (from 0xFFFF to 0x0000).SWEStop Watch Event Set when a rising edge is detected at the STOP_WATCH_TRIGGER pin.TMITime Mark Interrupt Set when the selected time equals value in Time Mark register.SoGStart of Gap Set when a Gap is detected (Next_is_Gap bit in the Reference Message).CSMChange of Synchronisation Mode Set when the master to slave relation or the schedule synchronisation changed.SSMStart of System Matrix Cycle Set when a new System Matrix Cycle has started.SBCStart of Basic Cycle	Dis															
Set when a Global Time wrap occurred (from 0xFFFF to 0x0000).SWEStop Watch Event Set when a rising edge is detected at the STOP_WATCH_TRIGGER pin.TMITime Mark Interrupt Set when the selected time equals value in Time Mark register.SoGStart of Gap Set when a Gap is detected (Next_is_Gap bit in the Reference Message).CSMChange of Synchronisation Mode Set when the master to slave relation or the schedule synchronisation changed.SSMStart of System Matrix Cycle Set when a new System Matrix Cycle has started.SBCStart of Basic Cycle						of the	e Glob	oal Tir	ne (E)isc_E	Bit in t	the Re	eferen	ce Me	ssage	e).
 Set when a rising edge is detected at the STOP_WATCH_TRIGGER pin. TMI Time Mark Interrupt Set when the selected time equals value in Time Mark register. SoG Start of Gap Set when a Gap is detected (Next_is_Gap bit in the Reference Message). CSM Change of Synchronisation Mode Set when the master to slave relation or the schedule synchronisation changed. SSM Start of System Matrix Cycle Set when a new System Matrix Cycle has started. SBC Start of Basic Cycle 	GTW					Time v	vrap	occurr	ed (f	rom 0	xFFF	F to 0	x0000).		
 TMI Time Mark Interrupt Set when the selected time equals value in Time Mark register. SoG Start of Gap Set when a Gap is detected (Next_is_Gap bit in the Reference Message). CSM Change of Synchronisation Mode Set when the master to slave relation or the schedule synchronisation changed. SSM Start of System Matrix Cycle Set when a new System Matrix Cycle has started. SBC Start of Basic Cycle 	SWE	St	op Wa	atch E	vent		•		·							
 Set when the selected time equals value in Time Mark register. SoG Start of Gap Set when a Gap is detected (Next_is_Gap bit in the Reference Message). CSM Change of Synchronisation Mode Set when the master to slave relation or the schedule synchronisation changed. SSM Start of System Matrix Cycle Set when a new System Matrix Cycle has started. SBC Start of Basic Cycle 		S	et whe	en a ris	sing ea	dge is	dete	cted a	t the	STOP	P_WA	ТСН_	TRIG	GER p	oin.	
 SoG Start of Gap Set when a Gap is detected (Next_is_Gap bit in the Reference Message). CSM Change of Synchronisation Mode Set when the master to slave relation or the schedule synchronisation changed. SSM Start of System Matrix Cycle Set when a new System Matrix Cycle has started. SBC Start of Basic Cycle 	ТМІ				•								• .			
 Set when a Gap is detected (Next_is_Gap bit in the Reference Message). CSM Change of Synchronisation Mode Set when the master to slave relation or the schedule synchronisation changed. SSM Start of System Matrix Cycle Set when a new System Matrix Cycle has started. SBC Start of Basic Cycle 					select	ed tim	ie eqi	uals v	alue	in lim	ie Ma	rk reg	ister.			
 CSM Change of Synchronisation Mode Set when the master to slave relation or the schedule synchronisation changed. SSM Start of System Matrix Cycle Set when a new System Matrix Cycle has started. SBC Start of Basic Cycle 	Sog			•	ap is c	detect	ed (N	ext_i	s_Ga	ı p bit i	in the	Refer	ence	Messa	ige).	
 Set when the master to slave relation or the schedule synchronisation changed. SSM Start of System Matrix Cycle Set when a new System Matrix Cycle has started. SBC Start of Basic Cycle 	CSM				-		-		_	-					J /	
Set when a new System Matrix Cycle has started.SBCStart of Basic Cycle			•	•					n or t	he scl	nedule	e sync	hroni	sation	chang	ged.
,	SSM			-		-		c Cycle	e has	s start	ed.					
	SBC				•		cle h	as sta	rted.							

		r							r			
Global_Ti	me Globa	al Time	of the TTC	CAN net	work							
	0x0000	-0xFFF	F Actual (Global Ti	ime valu	e.						
2 E 40 TT					0	0	• •					
3.5.10 TT	Cycle II	me Reg	jister (ad	aresses	UX37 &	UX36)					
15	14 13	12	11 10	9	8 7	6	5	4	3	2	1	0
				Cyc	le_Time							
		r							r			
Cycle_Tin	•				•							
	0x0000	-UXFFF	F Actual (Jycle Tir	ne value							
3.5.11 TT	Local Ti	me Reg	jister (ad	dresses	0x39 &	0x38	5)					
1.5	14 10	10	11 10	0	0 7	<i>.</i>	-	4	2	2	1	0
15	14 13	12	11 10		8 7 al_Time	6	5	4	3	2	1	0
		r		Loc					r			
.ocal_Tin			the TTCA		_							
	0x0000	-0xFFF	F Actual I	_ocal Tin	ne value							
		_										
3.5.12 TT	Master S	State Re	egister (a	ddresse	es 0x3B	& 0x:	3A)					
15	14 13	12	11 10	9	8 7	6	5	4	3	2	1	0
		RTO			WfE		TMP2-	0	Syı	ncSt	MS	tate
		r			r		r		r		r	
RTO	Ref_Tri	gger_Of	fset									
	0x00-0>	κFF	The act	ual value	e of the l	Ref_1	Frigger	_Offs	et.			
WfE	Wait for	Event										
	one		The no	de waits	for even	t trigg	gered	Refer	ence N	Nessa	ge.	
	zero		The no	de does	not wait	for ev	vent tr	iggere	ed Ref	erence	e Mes	sage
TMP2-0	Time M	aster Pi	iority									
	0x0-0x7	,	The price	ority of th	ne actua	l Time	e Mas	ter.				
SyncSt	TTCAN	Synchr	onisation	State								
	0x0	5		Synchror	nisation							
	0x1			onising to		l con	nmuni	cation	1			
	0x2		•	, Schedi								
	0x3		•	edule, S	•		•	•	;			
MState	TTCAN	Master	State and	d Operati	ing Mode	Э						
	0x0			oes not t	-		TCAN	comr	nunica	ation		
	0x1			operatir				-				
	0x2			operatir	•			Maste	ər			
	0x3			operatir	•							
BOSCH				- 34	1/77 -						1	1.11.

User's Manual

8 7

Global_Time

9

10

3.5.9 TT Global Time Register (addresses 0x35 & 0x34)

11

12

manual_about.fm

6 5 4 3 2 1 0

15

14

13

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			reserve	ed				r	es			C_C	nt5-0		
			r					1	r			1	•		
C_Cnt5-0		cle_C)0-0x	ount 3F Th	e num	ber of	f the a	actual	Basi	с Сус	le in t	he Sy	stem	Matrix		
3.5.14 TT	Erro	or Lev	vel Re	giste	r (add	resse	es Ox	3F &	0x3E)					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15	14	13	12 reserve		10	9	8		6 ISCma		-	3 ASCmin		1 TT	-
15	14	13			10	9	8		-		-	-			EL
15 MSCmax MSCmin	Max <i>0x0</i> Min	ximuı)- <i>0x7</i> nimun	reserve r m Mes The h n Mes	ed ssage lighes sage	Statu t Mess Status	s Cou sage	ınt Statu nt	N s Cou	r ISCma	x all pe	riodic	r Mess	n age C	TT: 1 Dbjects	EL S.
MSCmax	Max OxO Min OxO	ximuı)- <i>0x7</i> nimun)- <i>0x7</i>	reserve r m Mes The h	ed ssage lighes sage owest	Statu t Mess Status	s Cou sage	ınt Statu nt	N s Cou	r ISCma	x all pe	riodic	r Mess	n age C	TT: 1 Dbjects	5.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
NumCfgL															
rw rw															

NumCfgL TUR Numerator Configuration (low part) 0x0000-0xFFFF NumCfg[15...0]

NumCfg is an 18-bit value. Its high part, **NumCfg**[17...16] is hard wired to 0b01. The range of **NumCfg** is [0x10000...0x1FFFF]. The value configured in **NumCfg** is the initial value for **NumAct**, so when the number 0xnnnn is written to **NumCfg**[15...0], **NumAct** starts with the value 0x1nnnn. **NumCfgL** may be written during Configuration Mode or if **EESC** (Enable External Clock Synchronisation) is set. When a new value for **NumCfgL** is written after Configuration Mode, the new value takes effect when the **ECS** bit of the TT Clock Control register is written to '1'.

Note : The actual value of TUR may be changed by the clock drift compensation function of TTCAN Level 2 in order to adjust the node's local view of the **NTU** to the time master view of the **NTU**. **DenomCfg** will not be changed by the automatic drift compensation, **NumAct** may be adjusted in the range of the Synchronisation Deviation Limit around **NumCfg**. **NumCfg** and **DenomCfg** should be programmed to the largest suitable values in order to allow the best computational accuracy for the drift compensation process.

3.5.16 TUR Denominator Configuration Register (addresses 0x59 & 0x58)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	res		DenomCfg[130]													
r rw																

DenomCfg[13...0] TUR Denominator Configuration

0x0000 Illegal value.

0x0001-0x3FFF DenomCfg[13...0].

The length of the **NTU** is given by (**NumCfg** • System Clock Period) = (**DenomCfg** • **NTU**), or **NTU** = System Clock Period • **NumCfg/DenomCfg**.

DenomCfg is set to 0x1000 by hardware reset and it may not be written to 0x0000. For TTCAN Level 2 it is required that **NumCfg** \geq 8•**DenomCfg**. For TTCAN Level 1 it is required that **NumCfg** \geq 4•**DenomCfg** and **NTU**=CAN bit time. Write access to the TUR Denominator Configuration Register is only possible during Configuration Mode and additionally requires that **ELT** = '0'.

Note : If **NumCfg**<7•**DenomCfg** in TTCAN Level 1, then it is required that subsequent Time_Marks in the Trigger Memory must differ by at least 2 NTU.

3.5.17 TUR Numerator Actual Registers (addresses 0x5B & 0x5A)

TUR Numerator ActualL Register	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
(addresses 0x5B & 0x5A)	NumAct[158]									NumAct[70]							
TUR Numerator ActualH Register	res										r	es			NumAc	ct[17,16]	
(addresses 0x5D & 0x5C)	r									r							

NumAct TUR Numerator Actual Value

 $\leq 0x0EFFF$ invalid value.

0x0F000-0x20FFF **NumAct**[17...0].

 $\geq 0x21000$ invalid value.

There is no drift compensation in TTCAN Level 1, **NumAct = NumCfg**. In TTCAN Level 2, the drift between local clock and the time master's local clock is calculated. The drift is compensated when the Synchronisation Deviation (difference between **NumCfg** and the calculated new **NumAct**) is not more than $2^{(IdSDL+5)}$. With IdSDL \leq 7, this results in a maximum range for **NumAct** of (**NumCfg** - 0x1000) \leq **NumAct** \leq (**NumCfg** + 0x1000)



Stop_Watch Stop Watch Register

0x0000-0xFFFF Stop_Watch[15...0]

On a rising edge of the **STOP_WATCH_TRIGGER** pin, when **SWS** in the TT Clock Control Register is > 0 and **SWE** in the TT Interrupt Vector register is '0', the actual value of the time selected by **SWS** will be copied into the **Stop_Watch** register and **SWE** will be set to '1'.

Note : The next **Stop_Watch** timing will be enabled by resetting **SWE** to '0'.
3.5.19 TT Global Time Preset Register (addresses 0x65 & 0x64)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							GTD	ш							
			rw								1	rw/			

GTDiff Global Time Preset

0x0000-0x7FFF Master_Ref_Mark = Master_Ref_Mark + GTDiff. 0x8000 reserved.

0x8001-0xFFFF Master_Ref_Mark = Master_Ref_Mark - (0x10000-GTDiff).

The Global Time Preset takes effect when the node is the current Time Master and when '1' is written to **SGT** in the TT Clock Control register. The next Reference Message will be transmitted with the modified Master_Ref_Mark and with **Disc_Bit** = '1', presetting the Global Time in all nodes simultaneously.

GTDiff is reset to 0x0000 each time a Reference Message with **Disc_Bit** = '1' becomes valid or if the node is not the current time master.

GTDiff is locked (and **WGTD** is '1') after setting **SGT** until the Reference Message with **Disc_Bit** = '1' becomes valid or until the node is no longer the current time master.

3.5.20 TT Clock Control Register (addresses 0x67 & 0x66)

1:	5 1	4	13	12	11	10	9	8	7 6	5	4	3 2	1	0
	ldSD	L		QCS	QGTP	ECAL	EGTF	ELT	ТМС	DET	ECS	SWS	WGTD	SGT
	rw			r	r	rw	rw	rw	rw	rw	rw	rw	r	rw
IdSE	DL	•	Syncl 9- <i>0x7</i>		ation I Sy	Deviat nchro	ion Lin nisatic	nit) on Dev	viation ≤	2 ^{(IdSD}	L + 5) _.			
QCS	5	Qua one zero	; ;	of Clo		$\mathbf{S} \leq \mathbf{S} \mathbf{E}$	•	•	rue in TT ot synchi). me Maste	r clock s	peed.
QGT	Ρ	Qua one zero	, ,	of Glo		obal T	ime in	•	e with Ti d (alway			AN Level	1).	
ECA	L	Ena one zero)	Clock		e auto						l Level2 is l Level2 is		
EGT	F	Ena one zero	;	Globa		e Glo	bal Tin		•			l2 is enab l2 is disab		
ELT		one	9	Local	Th				nabled.	La Call III	. (
Note	tion r	egist	only b ers a	re pro	ten dur ogramm	ing Co ned. Or	nfigura	tion M Loca	lode. It ma I Time is s	ay not k started	be set b , is rem	hardware before the hains active started by	TUR con e until the	e CPU

the CAN Control register.

nanual_about.fm

ТМС	Time Mark Co	mpare
	0x0	No Time Mark interrupt is generated.
	0x1	Time Mark interrupt if (Time Mark = Cycle Time).
	0x2	Time Mark interrupt if (Time Mark = Local Time).
	0x3	Time Mark interrupt if (Time Mark = Global Time).
DET	Disable Exterr	nal Time Mark Port
	one	The Time Mark port is disabled.
	zero	The Time Mark port is enabled.
ECS	External Clock	Synchronisation
	The External (Clock Synchronisation takes effect when '1' is written to ECS.
	ECS will alway	/s be read as '0'
SWS	Stop Watch So	ource (when edge is detected at the STOP_WATCH_TRIGGER pin)
	0x0	Stop Watch is disabled.
	0x1	Actual value of Cycle Time is copied to Stop_Watch .
	0x2	Actual value of Local Time is copied to Stop_Watch .
	0x3	Actual value of Global Time is copied to Stop_Watch .
WGTD	Wait for Globa	I Time Discontinuity
	one	The node waits for the completion of a Reference Message with
		Disc_Bit = '1' after SGT has been set by the CPU. GTDiff is
		locked while WGTD is set.
	zero	No Global Time Preset is pending.
SGT	Set Global Tin	ne
		ne Preset takes effect when '1' is written to SGT.
	•	/s be read as '0'.
The Synch	ronisation Devia	ation SD is the difference between NumCfg and NumAct . When the
calculated	NumAct deviate	es by more than 2 ^(IdSDL + 5) from NumCfg , the drift compensation is

suspended and the GTE interrupt is activated. There is no drift compensation in Level 1.

ECS schedules the updated **NumCfg** value for activation by the next Reference Message.

SGT schedules the GTDiff value for activation by the next Reference Message.

Setting of ECS and SGT requires EECS to be set and the node to be the actual Time Master.

3.5.21 TT Sync_Mark Register (addresses 0x69 & 0x68)

_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							S	ync_M	Iark							
_				r									r			

Sync_MarkSynchronisation Mark

0x0000-0xFFFF Cycle Time.

The TT **Sync_Mark** register shows the **Sync_Mark** captured at the Start of Frame of each message, measured in Cycle Time. The register is updated when the message becomes valid and retains its value until the next message becomes valid.

manual_about.fm

0.0.22	•••••			910101	Judu				UNUU,	,					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							TMa	rk							
			rw								1	rw			

TMark Tim

Time Mark

0x0000-0xFFFF An interrupt is generated when the time base indicated by **TMC** (Cycle Time, Local Time, or Global Time) has the same value as Time Mark.

Note : The Time Mark register can only be written while the time mark interrupt is disabled by **TMC** = 0.

3.5.23 TT Gap Control Register (addresses 0x6F & 0x6E)

3.5.22 TT Time Mark Register (addresses 0x6D & 0x6C)

_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				res					EPE	res	TMG	FGp	res	Gap	GpH	NiG
				r					rw	r	rw	rw	r	r	r	rw
Ε	PE	Εv	ent P	in Ena	ble											
		on	e		Th	e EVE	ENT_	TRIG	GER	pin c	ontrol	s the (Gaps.			
		ze	ro		Th	e app	licatio	on pro	ogram	cont	rols th	ie Gap	os.			
Т	MG	Tir	me Ma	ark Ga	р											
		on	e			e nex errupt				-		started	d whe	n the	Time	Mark
		ze	ro		Th	e bit i	s rese	et aut	omati	cally	at ead	ch Ref	erenc	e Mes	sage.	
F	Gp	Fir	nish G	Bap												
		on	e		Ga TT	ap = '1 MOD	l'ore E_3 b	else a by the	at the e CPL	next I, by :	Tx_R	ef_ Tr Mar	igger . k Inte	nmedi This rrupt i	bit is	set in
		ze	ro		Th	e bit i	s rese	et aut	omati	cally	at ead	ch Ref	erenc	e Mes	sage.	
G	Bap	No	ow is (Gap												
		on	ie								•			and T		
		ze	ero			•			•		s rese that ai			ally at es.	each l	Refer-
G	ЭрН	Ga	ар Не	rald												
		on	ne				-					•		ттмс		
		ze	ero						•		s reset Gap =		matica	ally at	each l	Refer-
N	liG	Ne	ext is (Gap												
		on	ie		sa	ge(s).	This	bit ca	an onl	y be s		the C	PU in	t Refe a nod		
		ze			Me	essag	e tran	smitt	ed by	anot	her no	ode is	receiv			
Т	he tim	e mast	er wri	tes Ni	G to '1	l' to in	itiate	a Ga	D. Th	e Nex	ct is	Gap b	bit will	be tra	nsmitt	ed as

The time master writes **NiG** to '1' to initiate a Gap. The **Next_is_Gap** bit will be transmitted as '1' in the next Reference Message. As soon as that Reference Message is completed, the **GpH** bit will announce the Gap to the time master as well as to the time slaves. The current

basic cycle will continue until its last time window. The time after the last time window is the Gap time.

In nodes that are time slaves, the **Gap** bit will remain at '0'. In the actual time master and in potential time masters, the **Gap** bit will be set when the last basic cycle has finished and the Gap time starts.

The Gap is finished by setting **FGp** to '1'. There are three ways to set **FGp**. **FGp** can be set by the CPU directely. Another method to set **FGp** is using the **TMI** interrupt: When **TMG** is set to '1', the next **TMI** will set **FGp**. The third way to set **FGp** is using the **EVENT_TRIGGER** input pin: When **EPE** is set to '1', an edge from high to low at the **EVENT_TRIGGER** will set **FGp**.

When **FGp** is set after the Gap time has started, that event will start the transmission of a Reference Message immediately and will thereby synchronise the message schedule.

When **FGp** is set before the Gap time has started (when the Basic Cycle is still in progress), the next Reference Message will be started at the end of the Basic Cycle, at the $Tx_Ref_Trigger -$ there will be no Gap time in the message schedule.

4. CAN Application

The TTCAN module can emulate a C_CAN module in ordinary event driven ISO 11898-1 CAN communication. C_CAN software can also be used for the TTCAN, provided that the TTCAN's application watchdog is disabled in the configuration phase, as described in chapter 2.3.4.2.

The registers of the TTCAN module are subdivided into three classes: configuration registers, status registers, and application registers. The configuration registers are used only in the initialisation of the module. The application and status registers provide access to the CAN messages and give information on the CAN communication, interfacing between the internal message handling and the application program.

4.1 Internal CAN Message Handling

The Message Handler FSM controls the data transfer between the Rx/Tx Shift Register of the CAN Core, the Message RAM and the IFx Registers, performing the following tasks:

- Data Transfer from IFx Registers to the Message RAM.
- Data Transfer from Message RAM to the IFx Registers.
- Data Transfer from Message RAM to CAN_Core (messages to be transmitted).
- Data Transfer from CAN_Core to the Acceptance Filtering unit.
- Scanning of Message RAM for a matching Message Object (acceptance filtering).
- Data Transfer from CAN_Core to the Message RAM (received messages).
- Handling of TxRqst flags.
- Handling of interrupts.

4.1.1 Data Transfer Between IFx Registers and Message RAM

There are two sets of IFx Registers. Each set of IFx Registers consists of Command Registers, controlling the data transfer, and Message Buffer Registers, containing the Message Object.

The Command Request Register addresses the desired Message Object in the Message RAM, the respective Command Mask Register specifies whether a complete Message Object or only parts of it will be transferred. The data transfer is initiated by writing to the Command Request Register.

manual_about.fm

Due to the structure of the Message RAM, it is not possible to change single bits/bytes of one Message Object, it is always necessary to access a complete Message Object in the Message RAM. Therefore the data transfer from the IFx Registers to the Message RAM requires the Message Handler FSM to perform a read-modify-write cycle. First those parts of the Message Object that are not to be changed are read from the Message RAM into the Message Buffer Registers, and then the complete contents of the Message Buffer Registers are written into the Message Object.

After the partial write of a Message Object, that Message Buffer Registers that are not selected in the Command Mask Register will be set to the actual contents of the selected Message Object.

After the partial read of a Message Object, that Message Buffer Registers that are not selected in the Command Mask Register will be left unchanged.

When the CPU initiates a data transfer between the IFx Registers and Message RAM, the Message Handler sets the **Busy** bit in the respective Command Request Register to '1'. After the transfer has completed, the **Busy** bit is set back to '0' (see figure 8). If the optional waitfunction is implemented in the module's CPU interface, the CPU is halted while the **Busy** bit is set to '1', see chapter 6.2.



Figure 8: Data Transfer between IFx Registers and Message RAM

4.1.2 Transmission of Messages in Event Driven CAN Communication

If the shift register of the CAN_Core cell is ready for loading and if there is no data transfer between the IFx Registers and Message RAM, the **MsgVal** bits in the Message Valid Register **TxRqst** bits in the Transmission Request Register are evaluated. The valid Message Object with the highest priority pending transmission request is loaded into the shift register by the Message Handler and the transmission is started. The Message Object's **NewDat** bit is reset.

After a successful transmission and if no new data was written to the Message Object (**NewDat** = '0') since the start of the transmission, the **TxRqst** bit will be reset. If **TxIE** is set, **IntPnd** will be set after a successful transmission. If the TTCAN has lost the arbitration or if an error occurred during the transmission, the message will be retransmitted as soon as the CAN bus is free again. If meanwhile the transmission of a message with higher priority has been requested, the messages will be transmitted in the order of their priority.

If **DAR** is set (Disable Automatic Retransmission), **TxRqst** will be reset when the message is loaded into the CAN_Core, **NewDat** will be reset after the successful transmission.

4.1.3 Acceptance Filtering of Received Messages

When the arbitration and control field (Identifier + IDE + RTR + DLC) of an incoming message is completely shifted into the shift register of the CAN_Core, the Message Handler FSM starts the scanning of the Message RAM for a matching valid Message Object.

To scan the Message RAM for a matching Message Object, the Acceptance Filtering unit is loaded with the arbitration bits from the CAN_Core shift register. Then the arbitration and mask fields (including **MsgVal**, **UMask**, **NewDat**, and **EoB**) of Message Object 1 are loaded into the Acceptance Filtering unit and compared with the arbitration field from the shift register. This is repeated with each following Message Object until a matching Message Object is found or until the end of the Message RAM is reached.

If a match occurs, the scanning is stopped and the Message Handler FSM proceeds depending on the type of frame (Data Frame or Remote Frame) received.

4.1.3.1 Reception of Data Frame

The Message Handler FSM stores the message from the CAN_Core shift register into the respective Message Object in the Message RAM. Not only the data bytes, but all arbitration bits and the Data Length Code are stored into the corresponding Message Object. This is implemented to keep the data bytes connected with the identifier even if arbitration mask registers are used.

The **NewDat** bit is set to indicate that new data (not yet seen by the CPU) has been received. The CPU should reset **NewDat** when it reads the Message Object. If at the time of the reception the **NewDat** bit was already set, **MsgLst** is set to indicate that the previous data (supposedly not seen by the CPU) is lost. If the **RxIE** bit is set, the **IntPnd** bit is set, causing the Interrupt Register to point to this Message Object.

The **TxRqst** bit of this Message Object is reset to prevent the transmission of a Remote Frame, while the requested Data Frame has just been received.

4.1.3.2 Reception of Remote Frame

When a Remote Frame is received, three different configurations of the matching Message Object have to be considered:

1) **Dir** = '1' (direction = *transmit*), **RmtEn** = '1', **UMask** = '1' or '0'

The **TxRqst** bit of this Message Object is set at the reception of a matching Remote Frame. The rest of the Message Object remains unchanged.

2) **Dir** = '1' (direction = *transmit*), **RmtEn** = '0', **UMask** = '0'

The Remote Frame is ignored, this Message Object remains unchanged.

3) **Dir** = '1' (direction = *transmit*), **RmtEn** = '0', **UMask** = '1'

The Remote Frame is treated similar to a received Data Frame. At the reception of a matching Remote Frame, the **TxRqst** bit of this Message Object is reset. The arbitration and control field (Identifier + IDE + RTR + DLC) from the shift register is stored into the Message Object in the Message RAM and the **NewDat** bit of this Message Object is set. The data field of the Message Object remains unchanged.

4.1.4 Storing Received Messages in FIFO Buffers

Several Message Objects may be grouped to form one or more FIFO Buffers, each FIFO Buffer configured to store received messages with a particular (group of) Identifier(s). Arbitration and Mask Registers of the FIFO Buffer's Message Objects are identical. The **EoB** (End of Buffer) bits of all but the last of the FIFO Buffer's Message Objects are '0', in the last one the **EoB** bit is '1'.

Received messages with identifiers matching to a FIFO Buffer are stored into a Message Object of this FIFO Buffer, starting with the Message Object with the lowest message number.

When a message is stored into a Message Object of a FIFO Buffer the **NewDat** bit of this Message Object is set. By setting **NewDat** while **EoB** is '0' the Message Object is locked for further write accesses by the Message Handler until the CPU has cleared the **NewDat** bit.

Messages are stored into a FIFO Buffer until the last Message Object of this FIFO Buffer is reached. If none of the preceding Message Objects is released by writing **NewDat** to '0', all further messages for this FIFO Buffer will be written into the last Message Object of the FIFO Buffer (**EoB** = '1') and therefore overwrite previous messages.

4.1.5 Receive / Transmit Priority

The receive/transmit priority for the Message Objects is attached to the message number, not to the CAN identifier. Message Object 1 has the highest priority, while Message Object 32 has the lowest priority. If more than one transmission request is pending, they are serviced due to the priority of the corresponding Message Object, so the messages with the highest priority should be placed in the Message Objects with the lowest numbers.

4.2 Configuration of the Module

After the hardware reset, the **Init** bit in the CAN Control Register is set and all CAN protocol functions are disabled. The configuration of the module (bit timing and Message Objects) has to be completed before the CAN protocol functions are enabled.

The configuration of the bit timing requires that the **CCE** bit in the CAN Control Register is set additionally to **Init**. This is not required for the configuration of the Message Objects.

The configuration of the TTCAN functions (see chapter 5) requires that **TTMode** is set to "Configuration Mode".

The bits **MsgVal**, **NewDat**, **IntPnd**, and **TxRqst** of the Message Objects are reset to '0' by the hardware reset, the other contents of the Message RAM are not affected by a hardware reset. The configuration of a Message Object is done by programming Mask, Arbitration, Control and Data field of one of the two interface register sets to the desired values. By writing to the corresponding IFx Command Request Register, the IFx Message Buffer Registers are loaded into the addressed Message Object in the Message RAM.

All the Message Objects must be initialized by the CPU or they must be not valid, and the bit timing must be configured before the CPU clears the **Init** bit in the CAN Control Register.

The CPU may enable the interrupt line (setting **IE** to '1') at the same time when it clears Init and **CCE**. The status interrupts **EIE** and **SIE** may be enabled simultaneously. If **EIE** is enabled, a status interrupt will be generated each time one of the error counters reaches or leaves the error warning level of 96 of when the Bus_Off state changes. If **SIE** is enabled, an interrupt will be generated each time when a message transfer is successfully completed or a CAN bus error is detected. The Last Error Code **LEC** in the Status Register allows the interrupt service routine to analyse the CAN bus errors.

When the **Init** bit in the CAN Control Register is cleared, the CAN Protocol Controller state machine of the CAN_Core and the Message Handler State Machine control the TTCAN's internal data flow. Received messages that pass the acceptance filtering are stored into the Message RAM, messages with pending transmission request are loaded into the CAN_Core's Shift Register and are transmitted via the CAN bus.

4.2.1 Configuration of the Bit Timing

Even if minor errors in the configuration of the CAN bit timing do not result in immediate failure, the performance of a CAN network can be reduced significantly.

In many cases, the CAN bit synchronisation will amend a faulty configuration of the CAN bit timing to such a degree that only occasionally an error frame is generated. In the case of arbitration however, when two or more CAN nodes simultaneously try to transmit a frame, a misplaced sample point may cause one of the transmitters to become error passive.

The analysis of such sporadic errors requires a detailed knowledge of the CAN bit synchronisation inside a CAN node and of the CAN nodes' interaction on the CAN bus.

4.2.1.1 Bit Time and Bit Rate

CAN supports bit rates in the range of lower than 1 KBit/s up to 1000 kBit/s. Each member of the CAN network has its own clock generator, usually a quartz oscillator. The timing parameter of the bit time (i.e. the reciprocal of the bit rate) can be configured individually for each CAN node, creating a common bit rate even though the CAN nodes' oscillator periods (f_{osc}) may be different.

The frequencies of these oscillators are not absolutely stable, small variations are caused by changes in temperature or voltage and by deteriorating components. As long as the variations remain inside a specific oscillator tolerance range (df), the CAN nodes are able to compensate for the different bit rates by resynchronising to the bit stream.

According to the CAN specification, the bit time is divided into four segments (see figure 9). The Synchronisation Segment, the Propagation Time Segment, the Phase Buffer Segment 1, and the Phase Buffer Segment 2. Each segment consists of a specific, programmable number of time quanta (see Table 1). The length of the time quantum (t_q), which is the basic time unit of the bit time, is defined by the CAN controller's system clock f_{sys} and the Baud Rate Prescaler (BRP): $t_q = BRP / f_{sys}$. The TTCAN's system clock f_{sys} is the frequency of its **CAN_CLK** input.



The Synchronisation Segment Sync_Seg is that part of the bit time where edges of the CAN bus level are expected to occur; the distance between an edge that occurs outside of Sync_Seg and the Sync_Seg is called the phase error of that edge. The Propagation Time Segment Prop_Seg is intended to compensate for the physical delay times within the CAN network. The Phase Buffer Segments Phase_Seg1 and Phase_Seg2 surround the Sample Point. The (Re-)Synchronisation Jump Width (SJW) defines how far a resynchronisation may move the Sample Point inside the limits defined by the Phase Buffer Segments to compensate for edge phase errors.

A given bit rate may be met by different bit time configurations, but for the proper function of the CAN network the physical delay times and the oscillator's tolerance range have to be considered.

Parameter	Range	Remark						
BRP	[1 32]	defines the length of the time quantum t _q						
Sync_Seg	1 t _q	fixed length, synchronisation of bus input to system clock						
Prop_Seg	[1 8] t _q	compensates for the physical delay times						
Phase_Seg1	[1 8] t _q	may be lengthened temporarily by synchronisation						
Phase_Seg2	[1 8] t _q	may be shortened temporarily by synchronisation						
SJW [1 4] t _q may not be longer than either Phase Buffer Segment								
This table des	cribes the mi	nimum programmable ranges required by the CAN protocol						

Table 1 : Parameters of the CAN Bit Time

4.2.1.2 Propagation Time Segment

This part of the bit time is used to compensate physical delay times within the network. These delay times consist of the signal propagation time on the bus and the internal delay time of the CAN nodes.

Any CAN node synchronised to the bit stream on the CAN bus will be out of phase with the transmitter of that bit stream, caused by the signal propagation time between the two nodes. The CAN protocol's non-destructive bitwise arbitration and the dominant acknowledge bit provided by receivers of CAN messages require that a CAN node transmitting a bit stream must also be able to receive dominant bits transmitted by other CAN nodes that are synchronised to that bit stream. The example in figure 10 shows the phase shift and propagation times between two CAN nodes.



Prop_Seg >= 2 • [max(node output delay+ bus line delay + node input delay)]

Figure 10: The Propagation Time Segment

In this example, both nodes A and B are transmitters performing an arbitration for the CAN bus. The node A has sent its Start of Frame bit less than one bit time earlier than node B, therefore node B has synchronised itself to the received edge from recessive to dominant. Since node B has received this edge delay(A_to_B) after it has been transmitted, B's bit timing segments are shifted with regard to A. Node B sends an identifier with higher priority and so it will win the arbitration at a specific identifier bit when it transmits a dominant bit while node A

transmits a recessive bit. The dominant bit transmitted by node B will arrive at node A after the delay(B_to_A).

Due to oscillator tolerances, the actual position of node A's Sample Point can be anywhere inside the nominal range of node A's Phase Buffer Segments, so the bit transmitted by node B must arrive at node A before the start of Phase_Seg1. This condition defines the length of Prop_Seg.

If the edge from recessive to dominant transmitted by node B would arrive at node A after the start of Phase_Seg1, it could happen that node A samples a recessive bit instead of a dominant bit, resulting in a bit error and the destruction of the current frame by an error flag.

The error occurs only when two nodes arbitrate for the CAN bus that have oscillators of opposite ends of the tolerance range and that are separated by a long bus line; this is an example of a minor error in the bit timing configuration (Prop_Seg to short) that causes sporadic bus errors.

Some CAN implementations provide an optional 3 Sample Mode The TTCAN does not. In this mode, the CAN bus input signal passes a digital low-pass filter, using three samples and a majority logic to determine the valid bit value. This results in an additional input delay of 1 t_q , requiring a longer Prop_Seg.

4.2.1.3 Phase Buffer Segments and Synchronisation

The Phase Buffer Segments (Phase_Seg1 and Phase_Seg2) and the Synchronisation Jump Width (SJW) are used to compensate for the oscillator tolerance. The Phase Buffer Segments may be lengthened or shortened by synchronisation.

Synchronisations occur on edges from recessive to dominant, their purpose is to control the distance between edges and Sample Points.

Edges are detected by sampling the actual bus level in each time quantum and comparing it with the bus level at the previous Sample Point. A synchronisation may be done only if a recessive bit was sampled at the previous Sample Point and if the actual time quantum's bus level is dominant.

An edge is synchronous if it occurs inside of Sync_Seg, otherwise the distance between edge and the end of Sync_Seg is the edge phase error, measured in time quanta. If the edge occurs before Sync_Seg, the phase error is negative, else it is positive.

Two types of synchronisation exist: Hard Synchronisation and Resynchronisation. A Hard Synchronisation is done once at the start of a frame; inside a frame only Resynchronisations occur.

Hard Synchronisation

After a hard synchronisation, the bit time is restarted with the end of Sync_Seg, regardless of the edge phase error. Thus hard synchronisation forces the edge which has caused the hard synchronisation to lie within the synchronisation segment of the restarted bit time.

• Bit Resynchronisation

Resynchronisation leads to a shortening or lengthening of the bit time such that the position of the sample point is shifted with regard to the edge.

When the phase error of the edge which causes Resynchronisation is positive, Phase_Seg1 is lengthened. If the magnitude of the phase error is less than SJW, Phase_Seg1 is lengthened by the magnitude of the phase error, else it is lengthened by SJW.

When the phase error of the edge which causes Resynchronisation is negative, Phase_Seg2 is shortened. If the magnitude of the phase error is less than SJW, Phase_Seg2 is shortened by the magnitude of the phase error, else it is shortened by SJW.

When the magnitude of the phase error of the edge is less than or equal to the programmed value of SJW, the results of Hard Synchronisation and Resynchronisation are the same. If the magnitude of the phase error is larger than SJW, the Resynchronisation cannot compensate the phase error completely, an error of (phase error - SJW) remains.

Only one synchronisation may be done between two Sample Points. The synchronisations maintain a minimum distance between edges and Sample Points, giving the bus level time to stabilize and filtering out spikes that are shorter than (Prop_Seg + Phase_Seg1).

Apart from noise spikes, most synchronisations are caused by arbitration. All nodes synchronise "hard" on the edge transmitted by the "leading" transceiver that started transmitting first, but due to propagation delay times, they cannot become ideally synchronised. The "leading" transmitter does not necessarily win the arbitration, therefore the receivers have to synchronise themselves to different transmitters that subsequently "take the lead" and that are differently synchronised to the previously "leading" transmitter. The same happens at the acknowledge field, where the transmitter and some of the receivers will have to synchronise to that receiver that "takes the lead" in the transmission of the dominant acknowledge bit.

Synchronisations after the end of the arbitration will be caused by oscillator tolerance, when the differences in the oscillator's clock periods of transmitter and receivers sum up during the time between Synchronisations (at most ten bits). These summarized differences may not be longer than the SJW, limiting the oscillator's tolerance range.

The examples in figure 11 show how the Phase Buffer Segments are used to compensate for phase errors. There are three drawings of each two consecutive bit timings. The upper drawing shows the synchronisation on a *"late"* edge, the lower drawing shows the synchronisation on an *"early"* edge, and the middle drawing is the reference without synchronisation.



Figure 11: Synchronisation on "*late*" and "*early*" Edges

In the first example an edge from recessive to dominant occurs at the end of Prop_Seg. The edge is "*late*" since it occurs after the Sync_Seg. Reacting to the "*late*" edge, Phase_Seg1 is lengthened so that the distance from the edge to the Sample Point is the same as it would have been from the Sync_Seg to the Sample Point if no edge had occurred. The phase error of this "*late*" edge is less than SJW, so it is fully compensated and the edge from dominant to recessive at the end of the bit, which is one nominal bit time long, occurs in the Sync_Seg.

In the second example an edge from recessive to dominant occurs during Phase_Seg2. The edge is "*early*" since it occurs before a Sync_Seg. Reacting to the "*early*" edge, Phase_Seg2 is shortened and Sync_Seg is omitted, so that the distance from the edge to the Sample Point is the same as it would have been from an Sync_Seg to the Sample Point if no edge had occurred. As in the previous example, the magnitude of this "*early*" edge's phase error is less than SJW, so it is fully compensated.

The Phase Buffer Segments are lengthened or shortened temporarily only; at the next bit time, the segments return to their nominal programmed values.

In these examples, the bit timing is seen from the point of view of the CAN implementation's state machine, where the bit time starts and ends at the Sample Points. The state machine omits Sync_Seg when synchronising on an "*early*" edge because it cannot subsequently redefine that time quantum of Phase_Seg2 where the edge occurs to be the Sync_Seg.

The examples in figure 12 show how short dominant noise spikes are filtered by synchronisations. In both examples the spike starts at the end of Prop_Seg and has the length of (Prop_Seg + Phase_Seg1).

In the first example, the Synchronisation Jump Width is greater than or equal to the phase error of the spike's edge from recessive to dominant. Therefore the Sample Point is shifted after the end of the spike; a recessive bus level is sampled.

In the second example, SJW is shorter than the phase error, so the Sample Point cannot be shifted far enough; the dominant spike is sampled as actual bus level.



Figure 12: Filtering of Short Dominant Spikes

4.2.1.4 Oscillator Tolerance Range

The oscillator tolerance range was increased when the CAN protocol was developed from version 1.1 to version 1.2 (version 1.0 was never implemented in silicon). The option to synchronise on edges from dominant to recessive became obsolete, only edges from recessive to dominant are considered for synchronisation. The only CAN controllers to implement protocol version 1.1 have been Intel 82526 and Philips 82C200, both are superseded by successor products. The protocol update to version 2.0 (A and B) had no influence on the oscillator tolerance.

The tolerance range df for an oscillator's frequency f_{osc} around the nominal frequency f_{nom} with $(1 - df) \cdot f_{nom} \leq f_{osc} \leq (1 + df) \cdot f_{nom}$ depends on the proportions of Phase_Seg1, Phase_Seg2, SJW, and the bit time. The maximum tolerance df is the defined by two conditions (both shall be met):

I:
$$df \leq \frac{min(Phase_Seg1, Phase_Seg2)}{2 \cdot (13 \cdot bit_time - Phase_Seg2)}$$

II: $df \leq \frac{SJW}{20 \cdot bit_time}$

It has to be considered that SJW may not be larger than the smaller of the Phase Buffer Segments and that the Propagation Time Segment limits that part of the bit time that may be used for the Phase Buffer Segments.

The combination Prop_Seg = 1 and Phase_Seg1 = Phase_Seg2 = SJW = 4 allows the largest possible oscillator tolerance of 1.58%. This combination with a Propagation Time Segment of only 10% of the bit time is not suitable for short bit times; it can be used for bit rates of up to 125 kBit/s (bit time = 8 μ s) with a bus length of 40 m.

4.2.1.5 Configuration of the CAN Protocol Controller

In most CAN implementations and also in the TTCAN, the bit timing configuration is programmed in two register bytes. The sum of Prop_Seg and Phase_Seg1 (as TSEG1) is combined with Phase_Seg2 (as TSEG2) in one byte, SJW and BRP are combined in the other byte (see figure 13).



Figure 13: Structure of the CAN Core's CAN Protocol Controller



In these bit timing registers, the four components TSEG1, TSEG2, SJW, and BRP have to be programmed to a numerical value that is one less than its functional value; so instead of values in the range of [1...n], values in the range of [0...n-1] are programmed. That way, e.g. SJW (functional range of [1...4]) is represented by only two bits.

Therefore the length of the bit time is (programmed values) [TSEG1 + TSEG2 + 3] t_q or (functional values) [Sync_Seg + Prop_Seg + Phase_Seg1 + Phase_Seg2] t_q .

The data in the bit timing registers are the configuration input of the CAN protocol controller. The Baud Rate Prescaler (configured by BRP) defines the length of the time quantum, the basic time unit of the bit time; the Bit Timing Logic (configured by TSEG1, TSEG2, and SJW) defines the number of time quanta in the bit time.

The processing of the bit time, the calculation of the position of the Sample Point, and occasional synchronisations are controlled by the BTL state machine, which is evaluated once each time quantum. The rest of the CAN protocol controller, the Bit Stream Processor (BSP) state machine is evaluated once each bit time, at the Sample Point.

The Shift Register serializes the messages to be sent and parallelizes received messages. Its loading and shifting is controlled by the BSP.

The BSP translates messages into frames and vice versa. It generates and discards the enclosing fixed format bits, inserts and extracts stuff bits, calculates and checks the CRC code, performs the error management, and decides which type of synchronisation is to be used. It is evaluated at the Sample Point and processes the sampled bus input bit. The time after the Sample point that is needed to calculate the next bit to be sent (e.g. data bit, CRC bit, stuff bit, error flag, or idle) is called the Information Processing Time (IPT).

The IPT is application specific but may not be longer than 2 t_q ; the TTCAN's IPT is 0 t_q . Its length is the lower limit of the programmed length of Phase_Seg2. In case of a synchronisation, Phase_Seg2 may be shortened to a value less than IPT, which does not affect bus timing.

4.2.1.6 Calculation of the Bit Timing Parameters

Usually, the calculation of the bit timing configuration starts with a desired bit rate or bit time. The resulting bit time (1/bit rate) must be an integer multiple of the system clock period.

The bit time may consist of 4 to 25 time quanta, the length of the time quantum t_q is defined by the Baud Rate Prescaler with $t_q = (Baud Rate Prescaler)/f_{sys}$. Several combinations may lead to the desired bit time, allowing iterations of the following steps.

First part of the bit time to be defined is the Prop_Seg. Its length depends on the delay times measured in the system. A maximum bus length as well as a maximum node delay has to be defined for expandible CAN bus systems. The resulting time for Prop_Seg is converted into time quanta (rounded up to the nearest integer multiple of t_q).

The Sync_Seg is 1 t_q long (fixed), leaving (bit time – Prop_Seg – 1) t_q for the two Phase Buffer Segments. If the number of remaining t_q is even, the Phase Buffer Segments have the same length, Phase_Seg2 = Phase_Seg1, else Phase_Seg2 = Phase_Seg1 + 1.

The minimum nominal length of Phase_Seg2 has to be regarded as well. Phase_Seg2 may not be shorter than the CAN controller's Information Processing Time, which is, depending on the actual implementation, in the range of $[0...2] t_q$.

The length of the Synchronisation Jump Width is set to its maximum value, which is the minimum of 4 and Phase_Seg1.

The oscillator tolerance range necessary for the resulting configuration is calculated by the formulas given in section 4.2.1.4

If more than one configuration is possible, that configuration allowing the highest oscillator tolerance range should be chosen.

CAN nodes with different system clocks require different configurations to come to the same bit rate. The calculation of the propagation time in the CAN network, based on the nodes with the longest delay times, is done once for the whole network.

The CAN system's oscillator tolerance range is limited by that node with the lowest tolerance range.

The calculation may show that bus length or bit rate have to be decreased or that the oscillator frequencies' stability has to be increased in order to find a protocol compliant configuration of the CAN bit timing.

The resulting configuration is written into the Bit Timing Register:

(Phase_Seg2-1)&(Phase_Seg1+Prop_Seg-1)&(SynchronisationJumpWidth-1)&(Prescaler-1)

4.2.1.7 Example for Bit Timing at high Baudrate

In this example, the frequency of **CAN_CLK** is 10 MHz, **BRP** is 0, the bit rate is 1 MBit/s.

t _q	100	ns	= t _{CAN_CLK}
delay of bus driver	50	ns	
delay of receiver circuit	30	ns	
delay of bus line (40m)	220	ns	
t _{Prop}	600	ns	$= 6 \bullet t_q$
t _{SJW}	100	ns	$= 1 \bullet t_q$
t _{TSeg1}	700	ns	$= t_{Prop} + t_{SJW}$
t _{TSeg2}	200	ns	= Information Processing Time + $1 \cdot t_q$
t _{Sync-Seg}	100	ns	$= 1 \bullet t_q$
bit time	1000	ns	= t _{Sync-Seg} + t _{TSeg1} + t _{TSeg2}
tolerance for CAN_CLK	0.39	%	$= \frac{min(PB1, PB2)}{2 \times (13 \times \text{bit time} - PB2)}$
		=	$\frac{0.1\mu s}{2\times(13\times1\mu s-0.2\mu s)}$

In this example, the concatenated bit time parameters are $(2-1)_3 \& (7-1)_4 \& (1-1)_2 \& (1-1)_6$, the Bit Timing Register is programmed to= 0x1600.

4.2.1.8 Example for Bit Timing at low Baudrate

In this example, the frequency of **CAN_CLK** is 2 MHz, **BRP** is 1, the bit rate is 100 KBit/s.

t _q	1	μs	= $2 \cdot t_{CAN CLK}$
delay of bus driver	200	ns	
delay of receiver circuit	80	ns	
delay of bus line (40m)	220	ns	
t _{Prop}	1	μs	$= 1 \bullet t_q$
t _{SJW}	4	μs	$= 4 \bullet t_q$
t _{TSeg1}	5	μs	= t _{Prop} + t _{SJW}
t _{TSeg2}	4	μs	= Information Processing Time + $3 \bullet t_q$
t _{Sync-Seg}	1	μs	$= 1 \bullet t_q$
bit time	10	μs	= t _{Sync-Seg} + t _{TSeg1} + t _{TSeg2}
tolerance for CAN_CLK	1.58	%	$= \frac{min(PB1, PB2)}{2 \times (13 \times \text{bit time} - PB2)}$
		=	$\frac{4\mu s}{2\times (13\times 10\mu s-4\mu s)}$

In this example, the concatenated bit time parameters are $(4-1)_3 \& (5-1)_4 \& (4-1)_2 \& (2-1)_6$, the Bit Timing Register is programmed to= 0x34C1.

4.2.2 Configuration of the Message Memory

The whole Message Memory has to be configured before the end of the initialisation, but is also possible to change the configuration of Message Objects during CAN communication.

The CAN software driver library should offer subroutines that:

- Transfer a complete message structure into a Message Object. (Configuration)
- Transfer the data bytes of a message into a Message Object and set **TxRqst** and **NewDat**. (Start a new transmission)
- Get the data bytes of a message from a Message Object and clear **NewDat** (and **IntPnd**). (Read received data)
- Get the complete message from a Message Object and clear **NewDat** (and **IntPnd**). (Read a received message, including identifier, from a Message Object with **UMask** = '1')

Parameters of the subroutines are the **Message Number** and a pointer to a complete message structure or to the data bytes of a message structure.

Two methods are possible to assign the IFx Interface Register sets to these subroutines. In the first method, the tasks of the application program that may access the module are assorted in two groups. Each group is restricted to the use of one of the Interface Register sets. The tasks of one group may interrupt tasks of the other group, but not of the same group.

In the second method, which may be a special case of the first method, there are only two tasks is the application program that access the module. A Read_Message task that uses IFC1 to get received messages (full messages or data bytes only) from the Message RAM and a Write_Message task that uses IFC2 to write messages to be transmitted (or to be configured) into the Message RAM. Both tasks may interrupt each other.

The CAN communication may be controlled interrupt-driven or by polling. The module's Interrupt Register points to Message Objects with IntPnd = '1'. It is updated even if the interrupt line to the CPU is disabled (IE = '0').

The CPU may poll all MessageObject's **NewDat** and **TxRqst** bits in parallel, in the New Data x Registers and in the Transmission Request x Registers. Polling is made easier if all Transmit Objects are grouped at the low numbers, all Receive Objects are grouped at the high numbers.

The internal prioritisation of the Transmit Objects is controlled by their **Message Number**, so the most urgent message should be configured for the first Message Object.

The acceptance filtering for received Data Frames or Remote Frames is done in ascending order of Message Objects, so a frame that has been accepted by one Message Object cannot be accepted by another Message Object with a higher **Message Number**. The last Message Object may be configured to accept any Data Frame or Remote Frame that was not accepted by any other Message Object, for nodes that need to log the complete message traffic on the CAN bus.

It is not necessary to configure Transmit Objects for the transmission of Remote Frames. Setting **TxRqst** for a Receive Object will cause the transmission of a Remote Frame with the same identifier as the Data Frame for that this receive Object is configured.

Received Remote Frames do not require a Receive Object, they will, if in the matching Transmit Object the **RmtEn** bit is set, trigger automatically the transmission of a Data Frame.

4.2.2.1 Configuration of a Transmit Object for Data Frames

Figure 14 shows how a Transmit Object should be initialised.

MsgVal	Arb	Data	Mask	EoB	Dir	NewDat	MsgLst	RxIE	TxIE	IntPnd	RmtEn	TxRqst
1	appl.	appl.	appl.	1	1	0	0	0	appl.	0	appl.	0

Figure 14: Initialisation of a Transmit Object

The Arbitration Registers (**ID28-0** and **Xtd** bit) are given by the application. They define the identifier and type of the outgoing message. If an 11-bit Identifier ("Standard Frame") is used (**Xtd** = '0'), it is programmed to **ID28** - **ID18**, **ID17** - **ID0** can then be disregarded.

The Data Registers (**DLC3-0**, **Data0-7**) are given by the application, **TxRqst** and **RmtEn** may not be set before the data is valid.

If the **TxIE** bit is set, the **IntPnd** bit will be set after a successful transmission of the Message Object.

If the **RmtEn** bit is set, a matching received Remote Frame will cause the **TxRqst** bit to be set; the Remote Frame will autonomously be answered by a Data Frame.

The Mask Registers (**Msk28-0**, **UMask**, **MXtd**, and **MDir** bits) may be used (**UMask**='1') to allow groups of Remote Frames with similar identifiers to set the **TxRqst** bit. The **Dir** bit should not be masked. For details see section 4.1.3.2, handle with care. Identifier masking must be disabled (**UMask** = '0') if no Remote Frames are allowed to set the **TxRqst** bit (**RmtEn** = '0').

4.2.2.2 Configuration of a Single Receive Object for Data Frames

Figure 14 shows how a Receive Object should be initialised.

MsgVal	Arb	Data	Mask	EoB	Dir	NewDat	MsgLst	RxIE	TxIE	IntPnd	RmtEn	TxRqst
1	appl.	appl.	appl.	1	0	0	0	appl.	0	0	0	0

Figure 15: Initialisation of a single Receive Object

nanual about.fm

The Arbitration Registers (**ID28-0** and **Xtd** bit) are given by the application. They define the identifier and type of accepted received messages. If an 11-bit Identifier ("Standard Frame") is used (**Xtd** = '0'), it is programmed to **ID28 - ID18**, **ID17 - ID0** can then be disregarded. When a Data Frame with an 11-bit Identifier is received, **ID17 - ID0** will be set to '0'.

The Data Length Code (**DLC3-0**) is given by the application. When the Message Handler stores a Data Frame in the Message Object, it will store the received Data Length Code and eight data bytes. If the Data Length Code is less than 8, the remaining bytes of the Message Object will be overwritten by **non specified values**.

The Mask Registers (**Msk28-0**, **UMask**, **MXtd**, and **MDir** bits) may be used (**UMask**='1') to allow groups of Data Frames with similar identifiers to be accepted. The **Dir** bit should not be masked in typical applications. For details see section 4.1.3.1. If some bits of the Mask Register are set to "don't care", the corresponding bits of the Arbitration Register will be overwritten by the bits of the stored Data Frame.

If the **RxIE** bit is set, the **IntPnd** bit will be set when a received Data Frame is accepted and stored in the Message Object.

If the **TxRqst** bit is set, this will cause the transmission of a Remote Frame with the same identifier as actually stored in the Arbitration Register. The content of the Arbitration Register may change if the Mask Registers are used (**UMask**='1') for acceptance filtering.

4.2.2.3 Configuration of a FIFO Buffer

With the exception of the **EoB** bit, the configuration of Receive Objects belonging to a FIFO Buffer is the same as the configuration of a (single) Receive Object, see section 4.2.2.2.

To concatenate two or more Message Objects into a FIFO Buffer, the identifiers and masks (if used) of these Message Objects have to be programmed to matching values. Due to the implicit priority of the Message Objects, the Message Object with the lowest number will be the first Message Object of the FIFO Buffer. The **EoB** bit of all Message Objects of a FIFO Buffer except the last one have to be programmed to *zero*. The **EoB** bits of the last Message Object of a FIFO Buffer is set to *one*, configuring it as the **End of** the **B**lock.

4.2.2.4 Configuration of a Single Receive Object for Remote Frames

Figure 14 shows how a Receive Object should be initialised.

MsgVal	Arb	Data	Mask	EoB	Dir	NewDat	MsgLst	RxIE	TxIE	IntPnd	RmtEn	TxRqst
1	appl.	appl.	appl.	1	1	0	0	appl.	0	0	0	0

Figure 16: Initialisation of a single Receive Object

Receive Objects for Remote Frames may be used to monitor Remote Frames on the CAN bus. The Remote Frame stored in the Receive Object will not trigger the transmission of a Data Frame. Receive Objects for Remote Frames may be expanded to a FIFO buffer.

UMask must be set to '1'. The Mask Registers (**Msk28-0**, **UMask**, **MXtd**, and **MDir** bits) may be set to "must-match" or to "don't care", to allow groups of Remote Frames with similar identifiers to be accepted. The **Dir** bit should not be masked in typical applications. For details see section 4.1.3.2.

The Arbitration Registers (**ID28-0** and **Xtd** bit) may be given by the application. They define the identifier and type of accepted received Remote Frames. If some bits of the Mask Register are set to "don't care", the corresponding bits of the Arbitration Register will be overwritten by the bits of the stored Remote Frame. If an 11-bit Identifier ("Standard Frame") is used (**Xtd** =

'0'), it is programmed to **ID28** - **ID18**, **ID17** - **ID0** can then be disregarded. When a Remote Frame with an 11-bit Identifier is received, **ID17** - **ID0** will be set to '0'.

The Data Length Code (**DLC3-0**) may be given by the application. When the Message Handler stores a Remote Frame in the Message Object, it will store the received Data Length Code. The data bytes of the Message Object will remain unchanged.

If the **RxIE** bit is set, the **IntPnd** bit will be set when a received Remote Frame is accepted and stored in the Message Object.

4.3 CAN Communication

When the initialisation is finished, the TTCAN module synchronises itself to the traffic on the CAN bus. It does an acceptance filtering on received messages and stored those frames that are accepted into the designated Message Objects. The application program has to update the data of the messages to be transmitted and has to enable and request their transmission. The transmission is requested automatically when a matching Remote Frame is received or in time triggered communication.

The application program reads messages that are received and accepted. Messages that are not read before the next messages is accepted for the same Message Object will be overwritten. The Message Objects of a FIFO buffer need to be read and cleared before the next batch of messages can be stored. Depending on the configuration, the messages may be read interrupt-driven, after polling of **NewDat**, or time triggered.

If one of the Interface Register sets is used only for reading of received messages its Command Mask Register may be kept constant at 0x7F, meaning that always the whole Message Object is transferred into the Interface Register set; **NewDat** and **IntPnd** are reset.

To update the data bytes of a message to be transmitted, the Command Mask Register should be set to 0x87 (all transmit messages in C_CAN emulation mode or event triggered message in arbitrating time window) or to 0x83 (time triggered message in exclusive time window).

Note : After the update of the Transmit Object, the Interface Register set will contain a copy of the actual contents of the object, including the part that had not been updated.

4.3.1 Handling of Interrupts

The TTCAN module provides several interrupt sources which share a common interrupt line. The common interrupt line to the CPU can be enabled/disabled by **IE**. The module's interrupt sources can be enabled/disabled separately, by the TT Interrupt Enable Register, by the CAN Control Register bits **SIE** and **EIE**, or by the **RxIE** and **TxIE** bits of each Message Object. The source of a pending interrupt is shown by the CAN Interrupt Register.

The Status Interrupt and the TTCAN Interrupt have the highest priority. Among the message interrupts, the Message Object's interrupt priority decreases with increasing **Message Number**.

If several interrupts are pending, the CAN Interrupt Register will point to the pending interrupt with the highest priority, disregarding their chronological order. An interrupt remains pending until the CPU has cleared it.

A message interrupt is cleared by clearing the Message Object's **IntPnd** bit. The Status Interrupt is cleared by reading the Status Register. The TTCAN Interrupt is cleared by reading the TT Interrupt Vector Register.

The interrupt identifier **IntId** in the Interrupt Register indicates the cause of the interrupt. When no interrupt is pending, the register will hold the value *zero*. If the value of the Interrupt Register is different from *zero*, then there is an interrupt pending and, if **IE** is set, the interrupt line to the CPU is active. The interrupt line remains active until the Interrupt Register is back to value *zero* (the cause of the interrupt is reset) or until **IE** is reset.

The value 0x4000 or 0xC000 indicates that an interrupt is pending in the TT Interrupt Vector Register and is enabled in the TT Interrupt Enable Register.

The value 0x8000 or 0xC000 indicates that an interrupt is pending because the CAN Core has updated (not necessarily changed) the Status Register (Error Interrupt or Status Interrupt). This interrupt has the highest priority. The CPU can update (reset) the status bits **RxOk**, **TxOk** and **LEC**, but a write access of the CPU to the Status Register can never generate or reset an interrupt.

All other values indicate that the source of the interrupt is one of the Message Objects, **Intld** points to the pending message interrupt with the highest interrupt priority.

The CPU controls whether a change of the Status Register may cause an interrupt (bits **EIE** and **SIE** in the CAN Control Register) and whether the interrupt line becomes active when the Interrupt Register is different from *zero* (bit **IE** in the CAN Control Register). The Interrupt Register will be updated even when **IE** is reset.

The Last Error Code **LEC** in the Status Register allows the interrupt service routine to analyse the CAN bus errors. **AckError** e.g. indicates that no other node is active on the CAN bus.

The CPU has two possibilities to follow the source of a message interrupt. First it can follow the **Intld** in the Interrupt Register and second it can poll the Interrupt Pending Register (see section 3.4.4).

An interrupt service routine reading the message that is the source of the interrupt may read the message and reset the Message Object's **IntPnd** at the same time (bit **CIrIntPnd** in the Command Mask Register). When **IntPnd** is cleared, the Interrupt Register will point to the next Message Object with a pending interrupt.

4.3.2 Updating a Transmit Object

The CPU may update the data bytes of a Transmit Object any time via the IFx Interface Registers, neither **MsgVal** nor **TxRqst** have to be reset before the update.

Even if only a part of the data bytes are to be updated, all four bytes of the corresponding IFx Data A Register or IFx Data B Register have to be valid before the content of that register is transferred to the Message Object. Either the CPU has to write all four bytes into the IFx Data Register or the Message Object is transferred to the IFx Data Register before the CPU writes the new data bytes.

When only the (eight) data bytes are updated, first 0x0087 is written to the Command Mask Register and then the number of the Message Object is written to the Command Request Register, concurrently updating the data bytes and setting **TxRqst** with **NewDat**.

To prevent the reset of **TxRqst** at the end of a transmission that may already be in progress while the data is updated, **NewDat** has to be set together with **TxRqst** in event driven CAN communication. For details see section 4.1.2.

When **NewDat** is set together with **TxRqst**, **NewDat** will be reset as soon as the new transmission has started.

4.3.3 Changing a Transmit Object

In an application for that the number of Message Objects in the TTCAN module is not sufficient, the Transmit Objects may be managed dynamically. The CPU writes the whole message (Arbitration, Control, and Data) into the Interface Register. The Command Mask Register is set to 0x00B7 for the transfer of the contents into the designated Message Object. Neither **MsgVal** nor **TxRqst** have to be reset before this operation.

If a previously requested transmission of that Message Object is not completed but already in progress, it will be continued; it will however not be repeated if it is disturbed.

4.3.4 Reading Received Messages

The CPU may read a received message any time via the IFx Interface Registers, the data consistency is guaranteed by the Message Handler state machine.

Typically the CPU will write first 0x007F to the Command Mask Register and then the number of the Message Object to the Command Request Register. That combination will transfer the whole received message from the Message RAM into the Message Buffer Register. Additionally, the bits **NewDat** and **IntPnd** are cleared in the Message RAM (not in the Message Buffer). The values of these bits in the Message Control Register always reflect the status before resetting the bits.

If the Message Object uses masks for acceptance filtering, the arbitration bits show which of the different matching messages has been received.

The actual value of **NewDat** shows whether a new message has been received since last time this Message Object was read. The actual value of **MsgLst** shows whether more than one message has been received since last time this Message Object was read. **MsgLst** will not be automatically reset.

4.3.5 Requesting New Data for a Receive Object

By means of a Remote Frame, the CPU may request another CAN node to provide new data for a receive object. Setting the **TxRqst** bit of a receive object will cause the transmission of a Remote Frame with the receive object's identifier. This Remote Frame triggers the other CAN node to start the transmission of the matching Data Frame. If the matching Data Frame is received before the Remote Frame could be transmitted, the **TxRqst** bit is automatically reset.

Setting the **TxRqst** bit without changing the contents of a Message Object requires the value 0x0084 in the Command Mask Register.

4.3.6 Reading from a FIFO Buffer

Several messages may be accumulated in a set of Message Objects which are concatenated to form a FIFO Buffer before the application program is required (in order to avoid the loss of data) to empty the buffer. A FIFO Buffer of length N will store the first (N-1) and the last received message since last time it was cleared.

A FIFO Buffer is cleared by reading and resetting the **NewDat** bits of all its Message Objects, starting at the FIFO Object with the lowest message number. This should be done in a subroutine following the example shown in figure 17.

Reading from a FIFO Buffer Message Object and resetting its **NewDat** bit is handled the same way as reading from a single Message Object.



Figure 17: CPU Handling of a FIFO Buffer (Interrupt Driven)

manual_about.fm

5. TTCAN Application

5.1 TTCAN Configuration

The TTCAN's default operating mode after hardware reset is Standard CAN Communication without time triggers. The **TTMode** has to be switched into Configuration Mode before the timing and system matrix setup can be written into the TTCAN's configuration registers. It is required that both **Init** and **CCE** are set before **TTMode** can be changed.

5.1.1 TTCAN Timing

The Network Time Unit (NTU) is the unit in which all times are measured. NTU is a constant of the whole network and is defined a priori by the network system designer. In TTCAN Level 1 NTU is the nominal CAN bit time. In TTCAN Level 2 NTU is a fraction of the physical second.

The length of the NTU is defined by the Time Unit Ratio, TUR. TUR is the ratio between the length of an NTU and the length of the FSE specific basic time unit, the system clock period. In the TTCAN, TUR = **NumAct/DenomCfg** is in principle a non-integer number. NTU is the time base for the Local Time, the integer part of Local Time (16-bit-value) will be incremented once each NTU. Cycle Time and Global Time are both derived from Local Time. The fractional part (3-bit-value) of Local Time, Cycle Time, and Global Time is not readable.

The default value of **NumAct** is **NumCfg**, but in nodes that are not the current time master, **NumAct** may be adapted during operation in a TTCAN Level 2 network. The default length of the NTU is given by the formula NTU = (**NumCfg/DenomCfg**) • System Clock Period or by the formula (**NumCfg** • System Clock Period) = (**DenomCfg** • NTU).

In a TTCAN Level 2 network, the nodes that are not the current time master will adapt their **NumAct** within a specified limit in order to compensate for clock drift between their local clock and the time master's clock. The Synchronisation Deviation SD = |NumCfg-NumAct| is limited by the Synchronisation Deviation Limit **SDL**, which is configured by its dual logarithm IdSDL ($SDL=2^{(IdSDL+5)}$) and should not exceed the clock tolerance given by the CAN bit timing configuration. **SD** is calculated at each new Basic Cycle; when the calculated **NumAct** deviates by more than **SDL** from **NumCfg**, or if the **Disc_Bit** in the Reference Message is set, the drift compensation is suspended and the **GTE** interrupt is activated, or in case of the **Disc_Bit** the **Dis** interrupt is activated.

There is no drift compensation in TTCAN Level 1, NumAct will always be NumCfg.

The TUR Numerator Configuration **NumCfg** is an 18-bit number, its bits **NumCfg**[15...0] can be programmed in the range 0x0000-0xFFFF. **NumCfg**[17...16] is hard wired to 0b01, so when the number 0xnnnn is written to **NumCfg**[15...0] in the TUR Numerator Configuration Low register, **NumAct** starts with the value 0x10000+0x0nnn = 0x1nnnn.

The TUR Denominator Configuration **DenomCfg** is a 14-bit number, 0x0000 is an illegal value for **DenomCfg**. **DenomCfg**[13...0] may be programmed in the range 0x0001-0x3FFF.

DenomCfg is set to 0x1000 and **NumCfg** is set to 0x10000 at hardware reset, resulting in an **NTU** consisting of 16 System Clock Periods. In Level 1, **NumCfg** must be \geq 4•**DenomCfg**. In TTCAN Level 2, **NumCfg** must be \geq 8 • **DenomCfg** to allow the 3-bit resolution for the internal fractional part of the **NTU**.

The clock calibration process in TTCAN Level 2 can adapt **NumAct** in the range of the Synchronisation Deviation Limit **SDL** [**NumCfg**- $2^{(IdSDL+5)}$...**NumCfg**+ $2^{(IdSDL+5)}$]. **NumCfg** should be programmed to the largest applicable numerical value in order to achieve the best accuracy in the calculation of **NumAct**. TUR configuration examples are shown in Figure 18.

TUR	8	10	24	50	510	125000	32.5	100/12	529/17
Namorg									0x10880
DenomCfg	0x3FFF	0x3333	0x1555	0x0A3D	0x0101	0x0001	0x0FC0	0x3000	0x0880

Figure 18: TUR configuration examples

The TTCAN module provides a watchdog to verity the function of the application program. The host has to serve this watchdog regularly, else all CAN bus activity is stopped. The Application Watchdog Limit **AppWdL** (range 0x00 to 0xFF) specifies the maximum number of 256•NTUs between two times the watchdog is served. The Application Watchdog Limit may be written during Configuration Mode, its default value is 0x01. The Watchdog is served by reading the (high byte of the) Application Watchdog Limit register. The MSB of this register shows whether the watchdog has been served in time.

After hardware reset, the length of the NTU is 16 System Clock Periods, but the Local Time and the Watchdog Timer are not started before either the **Init** bit in the CAN Control register is reset or the **ELT** bit in the Clock Control register is set. **ELT** may not be set before the NTU is configured, setting **ELT** to '1' also locks the write access to the TUR Denominator Configuration Register.

For software development, the watchdog may be disabled by setting the **WdOff** bit in the Test register and setting **AppWdL** to 0x00, see chapter 2.3.4.2.

5.1.2 Message Scheduling

TM in the Operation Mode register controls whether the TTCAN module operates as a potential Time Master or exclusively as a Time Slave. If it is a potential Time Master, **MPr**[2...0] defines its master priority, 0 giving the highest and 7 giving the lowest priority. There may not be two nodes in the network using the same master priority, since the master priority is identical to the three LSBs of the Reference Message Identifier. **MPr** is not relevant for Time Slaves.

The Initial Reference Trigger Offset Init_Ref_Offset is a 7-bit-value that defines (in NTUs) how long a backup Time Master waits before it starts the transmission of a Reference Message when a Reference Message is expected but the bus remains idle. The recommended value for Init_Ref_Offset is MPr multiplied with a factor, the factor depending on the expected clock drift between the potential Time Masters in the network. The sequential order of the backup Time Masters, when one of them starts the Reference Message in case the current Time Master fails, should correspond to their master priority, even with maximum clock drift.

L2 decides whether the node operates in TTCAN Level 1 or in TTCAN Level 2. In one network, all potential Time Masters have to operate in the same level. Time Slaves may operate on Level 1 in a Level 2 network, but not vice versa.

EECS enables the external clock synchronisation, allowing the application program of the current Time Master to update the TUR configuration during Time Triggered Operation, to adapt the clock speed and (in Level 2 only) the Global Clock phase to an external reference.

The configuration of the TTCAN Operation Mode **TTMode** is the last step in the setup, since the configuration registers are writable in "Configuration Mode" only. In the **TTMode** "Event driven CAN Communication", the TTCAN module operates according to ISO 11898-1, without Time Triggers. In the **TTMode** "Strictly Time Triggered Operation", the TTCAN module

operates according to ISO 11898-4, but without the possibility to synchronise the Basic Cycles to external events, the **Next_is_Gap** bit in the Reference Message is ignored. In the **TTMode** "Event Synchronised Time Triggered Operation", the TTCAN module operates according to ISO 11898-4, including the event synchronised start of a Basic Cycle.

ETT in the Matrix Limits registers specifies the number of Expected Tx_Triggers in the System Matrix. This is the sum of the Tx_Triggers for Exclusive, single Arbitrating and Merged Arbitrating Windows, excluding the Tx_Ref_Triggers. Note that this is usually not the number of Tx_Triggers in the Trigger Memory; the number of Basic Cycles in the System Matrix and the Trigger's Repeat Factors have to be taken into account. An inaccurate configuration of **ETT** will result in either a Tx_Underflow (Error level 1) or in a Tx_Overflow (Error level 2).

CCM specifies the number of the last Basic Cycle in the System Matrix. The counting of Basic Cycles starts at 0, so in a System Matrix consisting of 8 Basic Cycles **CCM** would be 7. **CCM** is ignored by Time Slaves, a receiver of a Reference Message considers the received **Cycle_Count** as the valid **Cycle_Count** for the actual Basic Cycle.

RDLC specifies the Data Length Code of the Reference Messages transmitted by a potential Time Master. It has to be at least 0x1 for TTCAN Level 1 and 0x4 for TTCAN Level 2.

TEW specifies the length of the **Tx_Enable** Window in NTUs. The **Tx_Enable** Window is that period of time at the beginning of a Time Window where a transmission may be started. If a transmission of a message cannot be started inside the **Tx_Enable** Window, because of e.g. a slight overlap from the previous Time Window's message, the transmission cannot be started in that Time Window at all. **TEW** has to be chosen with respect to the network's synchronisation quality and with respect to the relation between the length of the Time Windows and the length of the messages.

Which interrupt sources to enable in the TT Interrupt Enable register is application specific. Write accesses to the Interrupt Enable register are not restricted to the Configuration Mode.

5.1.3 Trigger Memory

The Trigger Memory holds place for up to 32 Triggers. The Trigger information consists of Time_Mark, Message Number, Cycle_Code, and Trigger Type.

The Time_Mark defines at which Cycle Time a the Trigger becomes active.

Message Number and Cycle_Code are defined for all Triggers, but they are ignored for the Trigger Types Tx_Ref_Trigger, Tx_Ref_Trigger_Gap, Watch_Trigger, Watch_Trigger_Gap, and EndOfList. The Reference Message is linked to Message Object Number 1 by hardware and neither the Watch_Triggers nor the EndOfList Trigger are linked to any Message Object.

Eight different Trigger Types are available :

Tx_Ref_Trigger and Tx_Ref_Trigger_Gap cause the transmission of a Reference Message by a Time Master. A Configuration Error (Error level 3) is detected when a Time Slave encounters a Tx_Ref_Trigger(_Gap) in its Trigger Memory. Tx_Ref_Trigger_Gap is only used for the Event Synchronised Time Triggered Operation mode. In that mode, Tx_Ref_Trigger is ignored when the TTCAN Synchronisation State **SyncSt** is **In_Gap**.

Watch_Trigger and Watch_Trigger_Gap check for missing Reference Messages. They are used by both Time Masters and Time Slaves. Watch_Trigger_Gap is only used for the Event Synchronised Time Triggered Operation mode. In that mode, Watch_Trigger is ignored when the TTCAN Synchronisation State **SyncSt** is **In_Gap**.

Tx_Trigger_Single and Tx_Trigger_Merged both cause the start of a transmission, they define the start of Time Windows. Tx_Trigger_Single may be used for Exclusive Time Windows and

for Arbitrating Time Windows, Tx_Trigger_Merged may be used only for Merged Arbitrating Time Windows. The last Tx_Trigger of a Merged Arbitrating Time Window must be of the type Tx_Trigger_Single. A Configuration Error (Error level 3) is detected when a Trigger of the type Tx_Trigger_Merged is followed by any other Trigger than one of the type Tx_Trigger_Single or Tx_Trigger_Merged. Several Tx_Triggers may be defined for the same Message Object. Depending on their Cycle_Code, they may be ignored in some Basic Cycles. The Cycle_Code has to be considered when ETT is calculated.

Rx_Trigger is used to check for the reception of periodic messages in Exclusive Time Windows. The Time Mark of an Rx_Trigger shall be placed after the end of that message's transmission, independent of Time Window boundaries. Several Rx_Triggers may be defined for the same Message Object. Depending on their Cycle_Code, they may be ignored in some Basic Cycles.

EndOfList is an illegal Trigger type, a Configuration Error (Error level 3) is detected when an EndOfList Trigger is encountered in the Trigger Memory.

The Trigger information is written into the Trigger Memory using the IF1 Data B1 and IF1 Data B2 registers and the Trigger Memory Access Register, similar to the configuration of Message Objects. On each transfer, 32 bits are loaded either from the IF1 Data B1 and B2 Registers to the selected Trigger Memory word or vice versa. Write access to the Trigger Memory is locked when the Configuration Mode is left.

The Triggers in the Trigger Memory have to be sorted by their Time_Marks, the Trigger with the lowest Time_Mark is written to the first Trigger Memory word.

Note : If the Reference Message is n NTU long, then a Trigger with a Time_Mark<n will never become active and will be treated as a Configuration Error.

Starting point of the Cycle Time is the Sample Point of the Reference Message's Start of Frame bit. The next Reference Message is requested when Cycle Time reaches the Tx_Ref_Trigger's Time_Mark. The CAN_Core reacts on the transmission request at the next Sample Point. A new Sync_Mark is captured at the Start of Frame bit, but the Cycle Time is incremented until the Reference Message is successfully transmitted (or received) and the Sync_Mark is taken as the new Ref_Mark. At that point of time, Cycle Time is restarted. As a consequence, Cycle Time can never (with the exception of initialisation) be seen at a value < n, with n being the length of the Reference Message measured in NTU. The length of the Basic Cycle is Tx_Ref_Trigger's Time_Mark+(1NTU+1CAN bit time).

The Trigger List will be different for all nodes in the TTCAN network, each node knows only the Tx_Triggers for its own transmit messages, the Rx_Triggers for those receive messages that are processed by this node, and the Triggers concerning the Reference Messages.

The following restrictions exist for the node's Trigger List :

There may not be two Triggers that are active at the same Cycle Time and Cycle_Count, but Triggers that are active in different Basic Cycles may share the same Time_Mark.

Rx_Triggers may not be placed inside Merged Arbitration Windows or inside the **Tx_Enable** Windows of other Tx_Triggers, but they may be placed after the Tx_Ref_Trigger.

Triggers that are placed after the Watch_Trigger (or after the Watch_Trigger_Gap when **SyncSt** is **In_Gap**) will never become active, the Watch_Triggers themselves will not become active when the Reference Messages are transmitted on time.

All unused Trigger Memory words (after the Watch_Trigger or after the Watch_Trigger_Gap when **SyncSt** is **In_Gap**) must be set to Trigger Type EndOfList.

A typical Trigger List for a potential Time Master will begin with a number of Tx_Triggers and Rx_Triggers followed by the Tx_Ref_Trigger and the Watch_Trigger. For networks with Event Synchronised Time triggered Communication, this is followed by the Tx_Ref_Trigger_Gap and the Watch_Trigger_Gap. The Trigger List for a Time Slave will be the same but without the Tx_Ref_Trigger and the Tx_Ref_Trigger_Gap.

At the beginning of each Basic Cycle, that is at each reception or transmission of a Reference Message, the Trigger List will be processed starting with the first Trigger Memory word. The **FSE** looks for the first Trigger with a Cycle_Code that matches the current Cycle_Count. The **FSE** waits until Cycle Time reaches the Trigger's Time_Mark and activates the Trigger. Afterwards the **FSE** looks for the next Trigger in the list with a Cycle_Code that matches the current Cycle_Code that matches the current Cycle_Code that matches the Trigger.

A Configuration Error is detected at the following conditions :

When the **FSE** comes to a Trigger in the list with a Cycle_Code that matches the current Cycle_Count but with a Time_Mark that is less than Cycle Time.

When the **FSE** comes to a Trigger in the list with a Cycle_Code that matches the current Cycle_Count but that is neither Tx_Trigger_Merged nor Tx_Trigger_Single and the previous active Trigger was a Tx_Trigger_Merged.

When the **FSE** of a node with **TM**='0' encounters a Tx_Ref_Trigger or a Tx_Ref_Trigger_Gap.

When the Time_Mark of an Rx_Trigger is placed inside the **Tx_Enable** Window of a Tx_Trigger with a matching Cycle_Code or between a Tx_Trigger_Merged and another Tx_Trigger with a Cycle_Code matching the same Cycle_Count.

When the Time_Mark of an Rx_Trigger is placed near the Time_Mark of a Tx_Ref_Trigger and the Ref_Trigger_Offset causes a reversal of their sequential order measured in Cycle Time.

5.1.4 Message Objects

The Message Status Count **MSC** of each Message Object has to be initialised to 0. It can only be written in "Configuration Mode". The configuration of Receive Objects for "Time Triggered Communication" is the same as for "Event driven Communication", see chapter 4.2.2. Some differences exist for the configuration of the Reference Message and of Transmit Objects:

5.1.4.1 Reference Message

manual_about.fm

The first Message Object is reserved for the transmission or reception of the Reference Message. When a Reference Message is transmitted, the last three bits of the Identifier, the DLC, and the first data byte (TTCAN Level 1) or the first three data bytes (TTCAN Level 2) will be provided by the **FSE**, the rest of the Reference Message is provided by the first Message Object. The first Message Object requires the following configuration: The Identifier and the Data Length Code of the Reference Message including **IDE** bit, **MsgVal**='1', **NewDat**='1', **TxRqst**='0', **UMask**='1', **EoB**='1', **Dir**='1', **MDir**='0'. When the Reference Message uses an Extended Identifier, **Msk**=0x1FFFFF8, else **Msk**=0x1FE3FFFF. The **MSC** of the first Message Object will not be updated.

5.1.4.2 Periodic Transmit Message

The Message Objects for periodic transmit messages may not be managed dynamically, each $Tx_Trigger$ in the Trigger Memory points to a particular Message Object containing a specific message. There may be more than one $Tx_Trigger$ for a given Message Object, if that Message Object contains a message that is to be transmitted more than once in a Basic Cycle or Matrix Cycle. The configuration has to define MsgVal='1', RmtEn='0', TxRqst='0', UMask='0', EoB='1', Dir='1', MDir='0', MSC=0, the identifier, the IDE bit, and the DLC.

TxRqst and **RmtEn** may never be set for a periodic transmit message. To enable the transmission of a periodic message inside an Exclusive Time Window, **TxRqst** has to be set to '0' and **NewDat** has to be set to '1'. The message will be transmitted each time its Tx_Trigger(s) become(s) active, neither **TxRqst** nor **NewDat** will be changed. **MSC** will be updated according to the success of the transmissions.

The application program has to ensure that all data of the periodic transmit messages are valid before the time triggered communication is started.

5.1.4.3 Event Driven Transmit Message

The configuration of an event driven transmit message for the transmission inside an Arbitrating Time Window is the same as for "Event driven Communication". The combination of **TxRqst**='0' and **NewDat**='1 is illegal for an event driven transmit message.

The Message Objects for event driven transmit messages may be managed dynamically, several messages with different identifiers may share the same Message Object.

5.2 TTCAN Schedule Initialisation

The synchronisation to the TTCAN message schedule starts when the Operation Mode is switched from Configuration Mode to either Strictly Time Triggered Operation or to Event Synchronised Time Triggered Operation. All nodes will start with Cycle Time=0 at the beginning of their Trigger List, **SyncSt** will be 0 (out of synchronisation), and no transmission will be enabled with the exception of the Reference Message. Nodes in mode Event Synchronised Time Triggered Operation will ignore Tx_Ref_Trigger and Watch_Trigger and will use instead Tx_Ref_Trigger_Gap and Watch_Trigger_Gap until the first Reference Message decides whether a Gap is active.

5.2.1 Time Slaves

After configuration, a Time Slave will ignore its Watch_Trigger and Watch_Trigger_Gap when it did not receive any message before reaching the Watch_Triggers. When it reaches Initial_Watch_Trigger (not part of the Trigger List, defined as maximum of Cycle Time), **IWT** in the Interrupt Vector register is set, the **FSE** is frozen, and the Cycle Time will become invalid, but the node will still be able to take part in CAN bus communication (to give acknowledge or to send error flags). The first received Reference Message will restart **FSE** and Cycle Time.

When a Time Slave has received any message but the Reference Message before reaching the Watch_Triggers, it will assume a Fatal Error (Error Level 3), set **WTr** in the Interrupt Vector register, switch off its CAN bus output, and enter the Bus Monitoring Mode. In the Bus Monitoring Mode, it is still able to receive messages, but it cannot send any dominant bits and therefore cannot give acknowledge. The Fatal Error state can be left via a re-configuration.

When no error is encountered during synchronisation, the first Reference Message will put **SyncST** to Synchronising and the second will put it (depending on its **Next_is_Gap** bit) into **In_Schedule** or **In_Gap**, enabling all Tx_Triggers and Rx_Triggers.

5.2.2 Potential Time Masters

After configuration, a Potential Time Master will start the transmission of a Reference Message when it reaches its Tx_Ref_Trigger (or its Tx_Ref_Trigger_Gap when in mode Event Synchronised Time Triggered Operation). It will ignore its Watch_Trigger and Watch_Trigger_Gap when it did not receive any message or transmit the Reference Message successfully before reaching the Watch_Triggers (assumed reason: All other nodes still in

reset or configuration, giving no acknowledge). When it reaches Initial_Watch_Trigger (not part of the Trigger List, defined as maximum of Cycle Time), the attempted transmission is aborted, **IWT** in the Interrupt Vector register is set, the **FSE** is frozen, and the Cycle Time will become invalid, but the node will still be able to take part in CAN bus communication (to give acknowledge or to send error flags). Resetting **IWT** will restart the **FSE** and Cycle Time, the **FSE** will not be restarted by the reception of a Reference Message.

When a Potential Time Master reaches the Watch_Triggers after it has received any message but the Reference Message, it will assume a Fatal Error (Error Level 3), set **WTr** in the Interrupt Vector register, switch off its CAN bus output, and enter the Bus Monitoring Mode. In the Bus Monitoring Mode, it is still able to receive messages, but it cannot send any dominant bits (e.g. cannot give acknowledge). The Fatal Error state can be left via a re-configuration.

When no error is encountered during initialisation, the first Reference Message will put **SyncST** to Synchronising and the second will put it (depending on its **Next_is_Gap** bit) into **In_Schedule** or **In_Gap**, enabling all Tx_Triggers and Rx_Triggers.

A Potential Time Master will be in **MState** Current Time Master when it was the transmitter of the last Reference Message, else it will be in **MState** Backup Time Master.

When all Potential Time Masters have finished Configuration, the node with the highest Time Master Priority in the network will become the Current Time Master.

5.3 TTCAN Message Handling

5.3.1 Message Reception

In TTCAN, the handling of received message is the same as in Event driven CAN Communication, see chapter 4.1.3.1. The message's **MSC** will be updated at the message's Rx_Trigger(s) and gives additional means to check whether the received data arrived on time.

5.3.2 Message Transmission

In TTCAN, the handling of message to be transmitted is similar as in "Event driven CAN Communication", see chapter 4.1.2. The differences for periodic messages and event driven messages are described in the following sections.

5.3.2.1 Periodic Messages

Neither **TxRqst** nor **Newdat** are changed from their preconfigured values. The application program has to update the data regularly and on time, synchronised to the Cycle Time. TTCAN's CPU interface structure guarantees that no partially updated messages are transmitted. The message's **MSC** provides information on the success of the transmission. The transmission may be temporarily disabled by resetting **MsgLst** or **NewDat**.

5.3.2.2 Event Driven Messages

The message data may be updated asynchronously to the Cycle Time, the transmission of the event driven message inside an Arbitrating Time Window is requested by setting both **TxRqst** and **NewDat** to '1'. The actual transmission is started time triggered when Cycle Time reaches the Time_Mark of the Tx_Trigger_Single or Tx_Trigger_Merged configured for the Message Object. Different from "Event driven CAN Communication", the success of the transmission is indicated when the Message Handler resets **NewDat** while **TxRqst** remains unchanged. The **MSC** of an event driven message is not updated. When the transmission was not successful (lost arbitration or disturbance), it will be repeated next time (one of) its Tx_Trigger(s) become(s) active. When the transmission attempt was inside a Merged Arbitrating Time

Window, the retransmission may happen inside the same Window. The retransmission will not be started if **NewDat** is reset by the application program.

When a Message Object for event driven messages is managed dynamically, the contents of a Message Object may be changed at the same time the transmission is requested. In that case, any previous content of the Message Object that is not transmitted successfully is lost.

5.4 TTCAN Gap Control

In the mode Event Synchronised Time Triggered Operation, the TTCAN message schedule of the System Matrix may be interrupted by Gaps. In those Gaps, all transmissions are stopped and the CAN bus remains idle. A Gap is finished when the next Reference Message starts a new Basic Cycle. A Gap starts at the end of a Basic Cycle that itself was started by a Reference Message with the bit **Next_is_Gap=**'1', so the Gaps are initiated by the current Time Master.

The current Time Master has two options to initiate a Gap. A Gap can be initiated under software control when the application program writes **NiG**='1' in the Gap Control register. A Gap can be initiated under hardware control when the application program enables (by writing **EPE**='1') the **EVENT_TRIGGER** input pin. When a Reference Message is started and **EPE** is set, a high level at the **EVENT_TRIGGER** pin will cause **Next_is_Gap**='1'.

When a Potential Time Master is in **SyncST In_Gap**, it has three options to intentionally finish a Gap. Under software control, writing **FGp**='1' or under Hardware control, a low level at the **EVENT_TRIGGER** pin will restart the schedule. The third option is a time triggered restart when the application program writes **TMG**='1, controlled by the Time Mark register. Neither of these options can cause a Basic Cycle to be interrupted with a Reference Message.

Any Potential Time Master will finish a Gap when it reaches its Tx_Ref_Trigger_Gap, assuming that the event to synchronise on did not occur in time.

In the mode Strictly Time Triggered Operation, the bit Next_is_Gap='1' in the Reference Message will be ignored, as well as the **EVENT_TRIGGER** pin and the bits **NiG**, **EoG**, and **TMG** in the Gap Control register.

5.5 Stopwatch

Although the application program can read the Local Time, Cycle Time, or Global Time registers any time, the Stopwatch register offers the possibility to time external events without any action by the application program.

To enable the Stopwatch, the application program first has to define Local Time, Cycle Time, or Global Time as the Stopwatch source by writing **SWS** in the TT Clock Control Register. When **SWS** is > 0 and **SWE** in the TT Interrupt Vector register is '0', the actual value of the time selected by **SWS** will be copied into **Stop_Watch** on the next rising edge of the **STOP_WATCH_TRIGGER** pin and **SWE** will be set to '1'.

After the application program has read **Stop_Watch**, it may enable the next Stopwatch timing by resetting **SWE** to '0'.

5.6 Local Time, Cycle Time, and Global Time and External Clock Synchronisation

The Local Time is a Cyclic Counter consisting of a 16-bit integer part and a 3-bit fractional part. The integer part (the "Macro Tick") is incremented once each **NTU**. The fractional part

(the "Micro Tick") is incremented eight times each **NTU**, or, when **TUR** becomes <8 by drift compensation or by configuration for TTCAN Level 1, it is incremented four times each **NTU**.

Figure 19 describes the synchronisation of the Cycle Time and Global Time, performed in the same manner by all TTCAN nodes, including the Time Master. Any message received or transmitted invokes a capture of the Local Time taken at the message's Frame Synchronisation Event. This Frame Synchronisation Event occurs at the Sample Point of each Start of Frame (SoF) bit and causes the Local Time to be loaded into the Sync_Mark register.



Figure 19: Cycle Time and Global Time Synchronisation

Whenever a valid reference message is transmitted or received, the contents of the Sync_Mark register is loaded into the Ref_Mark register. The difference between the actual value of the Ref_Mark and the local time is the cycle time (Cycle Time= Local Time- Ref_Mark).

The Global Time exists for TTCAN Level 2 only, in Level 1 it is invalid. After Configuration, a Potential Time Master will use its own Local Time as Global Time. The time master establishes its own local time as global time by transmitting its own Ref_Marks in the Reference Message, as Master_Ref_Marks.

A node that receives a Reference Message calculates its Local_Offset to the Global Time by comparing (see figure 19) their local Ref_Mark with the received Master_Ref_Mark. The node's view of the Global Time is Local Time + Local_Offset. In a Potential Time Master that has never received another Time Master's Reference Message, Local_Offset will be zero. When a node becomes the current Time Master after first having received other Reference Messages, Local_Offset will be frozen at its last value. In the time receiving nodes, Local_Offset may be subject to small adjustments, due to clock drift, when another node becomes Time Master, or when there is a Global Time discontinuity, signalled by the **Disc_Bit** in the Reference Message. With the exception of Global Time discontinuity, the Global Time provided to the application program in the Global Time register will be smoothed by a low-pass filtering, avoiding un-reasonableness in its integer part.



Figure 20: TTCAN Level 2 Drift Compensation

Figure 20 describes how in TTCAN Level 2 each time receiving node compensates the drift between its own local clock and the Time Master's clock by comparing the length of a Basic Cycle in Local Time and in Global Time. If there is a difference between the two values and the **Disc_Bit** in the Reference Message is not set, a new value for **NumAct** is calculated. If the Synchronisation Deviation $SD = |NumCfg-NumAct| \le SDL$ (Synchronisation Deviation Limit), the new value for **NumAct** takes effect. Else the automatic drift compensation is suspended.

In TTCAN Level 2, **QCS** in the Clock Control register shows whether the automatic drift compensation is active or suspended. In TTCAN Level 1, **QCS** is always '1'.

The current Time Master may synchronise its local clock speed and the Global Time phase to an external clock source. Both actions require that **EECS** in the Operating Mode Register is set.

The Stopwatch (see chapter 3.5.18 and chapter 5.5) may be used to measure the difference in clock speed between the local clock and the external clock. The local clock speed is adjusted by first writing the newly calculated **NumCfg** value (**DenomCfg** cannot be updated) into the TUR Numerator Configuration register. The new value takes effect by writing '1' to the **ECS** bit of the Clock Control register.

The Global Time phase is adjusted by first writing the phase offset into the Global Time Preset register. The new value takes effect by writing '1' to the **SGT** bit of the Clock Control register. The first Reference Message transmitted after the Global Time phase adjustment will contain the **Disc_Bit=**'1'.

QGTP in the Clock Control register shows whether the node's Global Time is in phase with the Time Master's Global Time. **QGTP** is permanently '0' in TTCAN Level 1 and when the Synchronisation Deviation Limit is exceeded in TTCAN Level 2 (**QCS**='0'). It is temporarily '0' while the Global Time is low-pass filtered to avoid an un-reasonableness in the value provided to the application. There is no low-pass filtering when the last Reference Message's contained a **Disc_Bit**='1' or when **QCS**='0'.

5.7 TTCAN Interrupt and Error Handling

The TTCAN module provides the same interrupts as the C_CAN module (see chapter 4.3.1) as well as the additional TT Interrupt Vector.

The TT Interrupt Vector consists of four segments, each four bits long. Each of the bits of the TT Interrupt Vector can be separately enabled by a corresponding bit in the TT Interrupt Enable register. Once a bit of the TT Interrupt Vector is set, it will remain set until the application program writes a '0' to this bit.

The first segment consists of **CfE**, **ApW**, **Wtr**, and **IWT**. Each of these interrupts indicates a fatal error condition where the CAN communication is stopped. With the exception of **IWT** (see chapter 5.2), these error conditions require a re-configuration of the TTCAN module before the communication can be restarted.

The second segment consists of **CEL**, **TxO**, **TxU**, and **GTE**. Each of these interrupts indicates an error condition where the CAN communication is disturbed. If they are caused by a transient failure, e.g. by disturbance on the CAN bus, they will be handled by the TTCAN protocol's failure handling and do not require intervention by the application program.

The third segment consists of **Dis**, **GTW**, **SWE**, and **TMI**. The first two interrupts are caused by Global Time events (Level 2 only) that require a reaction by the application program. The Stop Watch Event and the Time Mark Interrupt provide feedback to the application program when the application has requested the timing of external events or the notification on reaching a specific time. The Time Mark Interrupt can also be used to finish a Gap.

The fourth segment consists of **Gap**, **CSM**, **SSM**, and **SBC**. These interrupts provide a means to synchronise the application program to the communication schedule.

5.8 Configuration Example

This is a configuration example for a TTCAN system consisting of three nodes (M0, M1, and S0) operating in TTCAN level 2 at a bit rate of 1 MBit/s. All three nodes have a system clock frequency of 10 MHz, the network time unit NTU is 1μ s. Two nodes (M0 and M1) are potential time masters, the third node S0 is operating as a time slave.

	0x00A0	0x0140	0x01E0	0x0280	0x0320	0x03E6	0x0540	0x2000	0x2200
0	M0_Msg2	S0_Msg2	M1_Msg2	Merged_A	rb_Win				
1	S0_Msg3	S0_Msg2	M0_Msg3	M1_Msg3	Arb_Win1	Pof Meg	Watch	Pef Gan	Watch_Gap
2	M0_Msg2	S0_Msg2	M1_Msg2	Arb_Win2	M1_Msg4	Kei_wisg	watch	Kei_Oap	waten_Oap
3	SO_Msg3	S0_Msg2	M0_Msg3	M1_Msg3	Arb_Win3				

The System Matrix consists of four Basic Cycles 0...3, each Basic Cycle has five transmission columns at Cycle Time 0x00A0, 0x0140, 0x01E0, 0x0280, and 0x320. The length of the Basic Cycle is 0x03E8 NTUs=1000 μ s=1ms. M0 transmits the messages M0_Msg2 and M0_Msg3 in exclusive time windows. M1 transmits the messages M1_Msg2, M1_Msg3, and M1_Msg4 in exclusive time windows. S0 transmits the messages S0_Msg2 and S0_Msg3 in exclusive time windows. All nodes may transmit in the single or merged arbitrating time windows.

M0 checks whether M1_Msg2 and S0_Msg2 are received on time. M1 checks whether M0_Msg3 and S0_Msg3 are received on time. S0 checks whether M0_Msg2 and M1_Msg4 are received on time.

The messages in the arbitrating time windows are transmitted event-driven, there is no Rx_Trigger to check for their reception.

The time between the trigger for the Reference Message and the Watch_Trigger (and between Tx_Ref_Trigger_Gap and Watch_Trigger_Gap in case of a time gap) is long enough to allow for the retransmission of a disturbed Reference Message.

The general configuration of the three nodes is identical, there are differences in the Operation Mode, the TT Matrix Limits, the Message RAM, and the Trigger Memory. Note that the CPU has to wait after each write access to the IF1 Command Request Register for the requested transfer to be completed (check of **Busy** bit).

Line	Ad	Register	Remark	MO	M1	S 0
1	00	CAN Control	enable configuration	0041		
2	02	CAN Status	read register to check reason for ((re-?)configuration		
3	02	CAN Status	clear LEC	0007		
4	06	Bit Timing	bit time = $10 \text{ tq} = 1 \ \mu\text{s}$	1640		
5	0C	BRP Extension	1 tq = clock period = 100 ns	0000		
6	28	TT Operation Mode	configuration mode		0001	
7	66	TT Clock Control	disable clock functions		0000	
8	2A	TT Matrix Limits 1	Tx_Triggers in Matrix Cycle	0009	000A	000B
9	2C	TT Matrix Limits2	RDLC & TEW & CCM		4703	
10	2E	TT Application Watchdog Limit	limit=0xFF00NTU =65ms		00FF	
11	30	TT Interrupt Enable	enable error interrupts		F000	
12	32	TT Interrupt Vector	clear all interrupts		0000	
13	56	TUR-NumeratorCfg	0x1FFFE clock periods =		FFFE	
14	58	TUR-DenominatorCfg	$0x3333 \text{ NTU}; \text{ NTU} = 1 \ \mu \text{s}$		3333	
15	6C	TT Time Mark	generate TMI at Time Mark	0100	0200	0300
16	6E	TT Gap Control	disable gap functions		0000	
17	12	IF1 Command Mask	write Mask, Arb, Control, Data	00F3		
18	14	IF1 Mask1	3 LSB of 11-bit Reference Mes-	FFFF		
19	16	IF1 Mask2	sage identifier masked	9FE3 D		DFE3
20	18	IF1 Arbitration1	MsgVal , 11-bit id, Dir =Tx/Rx,		0000	
21	1A	IF1 Arbitration2	Ref_Msg identifier=0F0	A3	C0	83C0
22	1C	IF1 Message Control	NewDat, UMask, EoB, DLC=4		9084	
23	1E	IF1 Message Data A1			FACE	
24	20	IF1 Message Data A2	some bytes for initialisation		B055	
25	22	IF1 Message Data B1	some bytes for initialisation		FEED	
26	24	IF1 Message Data B2			CAFE	
27	10	IF1 Command Request	Ref_Msg in message object 1	0001		
28	16	IF1 Mask2	all bits must match		FFFF	
29	1A	IF1 Arbitration2	MsgVal, Dir=Tx, xx_Msg2 id	AC08	AC48	AC88
30	1C	IF1 Message Control	NewDat, EoB, DLC=8		8088	
31	10	IF1 Command Request	xx_Msg2 in message object 2		0002	
32	1A	IF1 Arbitration2	MsgVal, Dir=Tx, xx_Msg3 id	AC0C	AC4C	AC8C
33	10	IF1 Command Request	xx_Msg3 in message object 3		0003	
34	1A	IF1 Arbitration2	MsgVal, Dir=Tx, M1_Msg4 id	0000	AC50	0000
35	10	IF1 Command Request	M1_Msg4 in message object 4		0004	
36	1A	IF1 Arbitration2	not valid, Dir =Tx, dummy id		4FFF	

Line	Ad	Register	Remark	MO	M1	S0
37	1C	IF1 Message Control	EoB , DLC=8 (for arb. message)	0088		
38	10	IF1 Command Request	Arb_Msg1 for message object 5	0005		
39	10	IF1 Command Request	Arb_Msg2 for message object 6	0006		
40	10	IF1 Command Request	Arb_Msg3 for message object 7		0007	
41	10	IF1 Command Request	set objects 816 to not valid	00	0800)10
42	1A	IF1 Arbitration2	MsgVal, Dir=Rx, xx_Msgx id	8C48	8C0C	8C08
43	1C	IF1 Message Control	EoB , DLC=8 (receive object)		0088	
44	10	IF1 Command Request	xx_Msgx in message object 17		0011	
45	1A	IF1 Arbitration2	MsgVal, Dir=Rx, xx_Msgx id	8C88	8C8C	8C50
46	10	IF1 Command Request	xx_Msgx in message object 18		0012	
47	14	IF1 Mask1	all hits masked avaant Din		0000	
48	16	IF1 Mask2	all bits masked except Dir		4000	
49	18	IF1 Arbitration 1	Mary Val Dire Tra (Dar		0000	
50	1A	IF1 Arbitration2	-MsgVal, Dir=Tx/Rx		A000	
51	1C	IF1 Message Control	UMask , DLC=0, start of FIFO		1000	
52	10	IF1 Command Request	objects 1931 are Rx-FIFO	00	1300)1F
53	1C	IF1 Message Control	UMask, EoB, end of FIFO		1080	
54	10	IF1 Command Request	object 32 is end of Rx-FIFO		0020	
55	22	IF1 Message Data B1	Type & Msg & Cycle_Code	4202	D203	4303
56	24	IF1 Message Data B2	Time_Mark	00A0	0138	00A0
57	0E	Trigger Memory Access	write trigger 0		8000	
58	22	IF1 Message Data B1	Type & Msg & Cycle_Code	D200	4202	D102
59	24	IF1 Message Data B2	Time_Mark	01D8	01E0	0138
60	0E	Trigger Memory Access	write trigger 1		8001	
61	22	IF1 Message Data B1	Type & Msg & Cycle_Code	4303	D103	4200
62	24	IF1 Message Data B2	Time_Mark	01E0	0278	0140
63	0E	Trigger Memory Access	write trigger 2		8002	
64	22	IF1 Message Data B1	Type & Msg & Cycle_Code	D102	6504	6504
65	24	IF1 Message Data B2	Time_Mark	0278	0280	0280
66	0E	Trigger Memory Access	write trigger 3		8003	
67	22	IF1 Message Data B1	Type & Msg & Cycle_Code	6504	4303	4606
68	24	IF1 Message Data B2	Time_Mark	0280	0280	0280
69	0E	Trigger Memory Access	write trigger 4		8004	
70	22	IF1 Message Data B1	Type & Msg & Cycle_Code	4606	4606	4504
71	24	IF1 Message Data B2	Time_Mark	0280	0280	0320
72	0E	Trigger Memory Access	write trigger 5 800		8005	
73	22	IF1 Message Data B1	Type & Msg & Cycle_Code	4504	4504	4703
74	24	IF1 Message Data B2	Time_Mark	0320	0320	0320
75	0E	Trigger Memory Access	write trigger 6		8006	
76	22	IF1 Message Data B1	Type & Msg & Cycle_Code	4703	4703	D206

Line	Ad	Register	Remark	MO	M1	S 0
77	24	IF1 Message Data B2	Time_Mark	0320	0320	03F0
78	0E	Trigger Memory Access	write trigger 7	8007		
79	22	IF1 Message Data B1	Type & Msg & Cycle_Code	0100	4406	8000
80	24	IF1 Message Data B2	Time_Mark	03E6	0320	0540
81	0E	Trigger Memory Access	write trigger 8		8008	
82	22	IF1 Message Data B1	Type & Msg & Cycle_Code	8000	0100	A000
83	24	IF1 Message Data B2	Time_Mark	0540	03E6	2200
84	0E	Trigger Memory Access	write trigger 9		8009	
85	22	IF1 Message Data B1	Type & Msg & Cycle_Code	2100	8000	E000
86	24	IF1 Message Data B2	Time_Mark	2000	0540	FFFF
87	0E	Trigger Memory Access	write trigger 10		800A	
88	22	IF1 Message Data B1	Type & Msg & Cycle_Code	A000	2100	E000
89	24	IF1 Message Data B2	Time_Mark	2200	2000	FFFF
90	0E	Trigger Memory Access	write trigger 11		800B	
91	22	IF1 Message Data B1	Type & Msg & Cycle_Code	E000	A000	E000
92	24	IF1 Message Data B2	Time_Mark	FFFF	2200	FFFF
93	0E	Trigger Memory Access	write trigger 12		800C	
94	22	IF1 Message Data B1	Type & Msg & Cycle_Code	E000		
95	24	IF1 Message Data B2	Time_Mark (EndofList)	FFFF		
96	0E	Trigger Memory Access	write trigger 1332	800D801F)1F
97	66	TT Clock Control	ldSDL=2, CT-TMI, GT-SW		474C	
98	28	TT Operation Mode	R_T_O, TM, L2, TTMode_3	008B	08CB	7F7B
99	00	CAN Control	start operating, enable interrupt		0002	

In the Message RAM, the first Message Object is reserved for the Reference Message. The objects 2 to 16 are transmit objects, the objects 17 to 32 are receive objects.

	MO	M1	S0
1	Re	ference Message, Id=0F00	F7
2	M0_Msg2, Id=302, Tx	M1_Msg2, Id=312, Tx	S0_Msg2, Id=322, Tx
3	M0_Msg3, Id=303, Tx	M1_Msg3, Id=313, Tx	S0_Msg3, Id=323, Tx
4	not valid	M1_Msg4, Id=314, Tx	not valid
5	Tx in Merged_Arb_Win	Tx in Merged_Arb_Win	Tx in Merged_Arb_Win
6	Tx in Arb_Win2	Tx in Arb_Win2	Tx in Arb_Win2
7	Tx in Arb_Win1 or 3	Tx in Arb_Win1 or 3	Tx in Arb_Win1 or 3
816	not valid	not valid	not valid
17	M1_Msg2, Id=312, Rx	M0_Msg3, Id=303, Rx	M0_Msg2, Id=302, Rx
18	S0_Msg2, Id=322, Rx	S0_Msg3, Id=323, Rx	M1_Msg4, Id=314, Rx
1931	Id=xxx, Rx-FIFO-Start	Id=xxx, Rx-FIFO-Start	Id=xxx, Rx-FIFO-Start
32	Id=xxx, Rx-FIFO-End	Id=xxx, Rx-FIFO-End	Id=xxx, Rx-FIFO-End

The transmit message objects 5...6, to be transmitted in the arbitrating time windows, may be controlled dynamically or may be restricted to specific messages. Their identifiers should have a lower priority than the Reference Message or the periodic messages.

The Trigger Memory contains two triggers for the message object 5, so the transmission of the contents of this message object could start at the beginning of the merged arbitrating time window at 0x0280 or at the second trigger at 0x0320. The second trigger cannot start a second transmission if the first transmission was successful and the application did not request a second transmission.

After the configuration, the TTCAN module synchronises itself to the TTCAN message schedule. S0 will wait for the first Reference Message to finish its initialisation. M0 and M1 may reach Initialisation Watch Trigger and raise the **IWT** interrupt when one of them is the first node to finish configuration and does not get a dominant acknowledge bit for its transmitted Reference Message. In this case, the application program has to restart the TTCAN module by clearing the **IWT** bit.

In the configuration, the transmit message objects for the arbitrating time windows are not yet activated, so there will not be any transmissions in the arbitrating time windows until the application program loads the transmit message objects and requests the transmission.

The actual time master can control the synchronisation of the TTCAN network to external events, see chapter 3.5.23.

The nodes are configured to generate an event at their Time Mark interrupt outputs TMI at Cycle Time 0x0100, 0x0200, and 0x0300. These events are intended as triggers for time measurements and for the analysis of the message schedule.

The nodes are configured to capture their Global Time at an event at their stopwatch trigger inputs SWT. The nodes' Global Time can be monitored and compared when all SWT inputs are triggered synchronously.

The application has to serve the Application Watchdog at least once in 65 ms, else the **ApW** interrupt is set and the TTCAN module enters TT Error Level "Fatal Error", stopping all communication. This error requires a re-configuration. The Application Watchdog may be disabled during software development. The following modifications will disable the watchdog:

Line 1 : CAN Control to 00C1; Line 1a: CAN Test Register to 0001

Line 10 : Application Watchdog Limit to 0000

Line 99 : CAN Control to 0082

It might be useful for software development to copy (e.g. at the start of a Basic Cycle) the content of some of the TTCAN status registers (TT Master State, TT Error Level, TUR Numerator Actual, Clock Control, Gap Control, or Stop_Watch) into periodic messages that can be monitored with the usual CAN analysing tools.

6. CPU Interface

The interface of the TTCAN module consist of two parts (see figure 21). The Generic Interface which is a fixed part of the TTCAN module and the Customer Interface which can be adapted to the customers requirements.



Figure 21: Structure of the module interface

6.1 Customer Interface

The purpose of the Customer Interface is to adapt the timings of the module-external signals to the timing requirements of the module and to buffer / drive the external signals. Number and names of the module ports depend on the Customer Interface used with the actual implementation.

The Customer Interface also supplies the clock and reset signals for the module.

8 MHz is the minimum clock frequency required to operate the TTCAN module with a bit rate of 1 MBit/s. The maximum clock frequency is dependent on synthesis constraints and on the technology which is used for synthesis. The read / write timing of the TTCAN module depends on the Customer Interface used with the actual implementation.

Up to now three different Customer Interfaces are available for the TTCAN module. Two 16-bit interfaces to the AMBA APB bus from ARM and an 8-bit interface for the Motorola HC08 controller. A detailed description of these interfaces can be found in the Module Integration Guide, also describing how to build new Customer Interfaces for other CPUs.

6.2 Timing of the WAIT output signal

If the Customer Interfaces is implemented with a wait-function, the CPU is halted while a message transfer is in progress between the IFx Registers and the Message RAM, when the module's optional output port **CAN_WAIT_B** is at active low level. Figure 22 shows the timing of **CAN_WAIT_B** with respect to the modules internal clock **CAN_CLK**. The number of clock cycles needed for a transfer between the IFx Registers and the Message RAM can vary between 3 and 6 clock cycles depending on the state of the Message Handler (idle, acceptance filtering, load / store CAN message, ...).



Figure 22: Timing of WAIT output signal **CAN_WAIT_B**.

The message transfer is also shown by the **Busy** bit in the high byte of the Command Request Register. The **Busy** bit is automatically set to '1' by the command write operation to notify the CPU that a transfer is in progress. After a time of 3 to 6 **CAN_CLK** periods, the transfer between the Interface Register and the Message RAM has completed and the **Busy** bit is cleared to '0'. This time is at the upper limit when the message transfer coincides with a CAN message transmission start, acceptance filtering, or message storage. An IFx Register cannot be read or written while its **Busy** bit is set, but other registers may be accessed in that time. The waiting time is not dependent on the amount of data being transferred.

6.3 Interrupt Timing

Figure 23 shows the timing at the modules interrupt port **CAN_INT** (active low) with respect to the modules internal clock **CAN_CLK**.



Figure 23: Timing of interrupt signal **CAN_INT**.

If several interrupt flags of the TTCAN module are set (status interrupt, message interrupts), all interrupt flags have to be reset before the **CAN_INT** returns to passive level.

nanual about.fm

7. Appendix

7.1 List of Figures

Figure	1:	Block Diagram of the TTCAN9
Figure	2:	CAN_Core in Silent Mode
Figure	3:	CAN_Core in Loop Back Mode13
Figure	4:	CAN_Core in Loop Back combined with Silent Mode
Figure	5:	TTCAN Register Summary16
Figure	6:	IF1 and IF2 Message Interface Register Sets
Figure	7:	Structure of a Message Object in the Message Memory
Figure	8:	Data Transfer between IFx Registers and Message RAM42
Figure	9:	Bit Timing
Figure	10:	The Propagation Time Segment
Figure	11:	Synchronisation on "late" and "early" Edges
Figure	12:	Filtering of Short Dominant Spikes
Figure	13:	Structure of the CAN Core's CAN Protocol Controller
Figure	14:	Initialisation of a Transmit Object54
Figure	15:	Initialisation of a single Receive Object54
Figure	16:	Initialisation of a single Receive Object
Figure	17:	CPU Handling of a FIFO Buffer (Interrupt Driven)
Figure	18:	TUR configuration examples
Figure	19:	Cycle Time and Global Time Synchronisation
Figure	20:	TTCAN Level 2 Drift Compensation
Figure	21:	Structure of the module interface
Figure	22:	Timing of WAIT output signal CAN_WAIT_B76
Figure	23:	Timing of interrupt signal CAN_INT

manual_about.fm EOF