

SH7145F

Asynchronous Serial Data Transmission/Reception

Summary

The SH7144 series is a single-chip microprocessor based on the SH-2 RISC (Reduced Instruction Set Computer) CPU core and integrating a number of peripheral functions.

This application note describes asynchronous serial data transmission/reception using the SCI (Serial Communication Interface) module of the SH7145F. It is intended to be used as reference by users designing software applications.

The program examples contained in this application note have been tested. However, operation should be confirmed before using them in an actual application.

Device for Which Operation Has Been Confirmed

SH7145F

Contents

1. Specifications	2
2. Functions Used	3
3. Operation.....	6
4. Software	8
5. Flowcharts.....	11
6. Program Listing	14

1. Specifications

As shown in figure 1, asynchronous serial data transmission is performed using channel 1 (ch1) of the SCI module of the SH7145F. In this task example 3 bytes of serial data are received by the SH7145, and the receive data is then transmitted. The communication format is 192,000 bps, 8-bit, one stop bit, and no parity.




Figure 1 Asynchronous Serial Data Transmission/Reception by SH7145

Table 1 Asynchronous Serial Data Transmission Format

Format Item	Setting
Bit rate	19200 bps
Data length	8 bits
Parity bit	No
Stop bit	1 bit
Serial/parallel conversion format	LSB first

2 Functions Used

In this task example the SCI (Serial Communication Interface) is used to perform asynchronous serial data transmission/reception. Figure 2 shows a block diagram of channel 1 (ch1) of the SCI module. The functions of the elements shown in figure 2 are described below.




Figure 2 SCI (ch1) Block Diagram

- Asynchronous Mode

Serial data communication is performed using synchronization by character unit. This allows serial communication with a standard dedicated asynchronous communication chip such as a Universal Asynchronous Receiver/Transmitter (UART) or Asynchronous Communication Interface Adapter (ACIA). In addition, the asynchronous mode supports serial communication among multiple processors (multiprocessor communication function).

- **On-Chip Peripheral Clock P ϕ**
 This is the reference clock for operation of on-chip peripheral functions. The clock signal is generated by a clock oscillator.
- **Receive Shift Register (RSR_1)**
 This register is used to receive serial data. Serial data is input to RSR_1 from the RxD_1 pin. When one frame of data has been received, it is automatically transferred to the receive data register (RDR_1). RSR_1 cannot be accessed by the CPU.
- **Receive Data Register (RDR_1)**
 Received data is stored in this 8-bit register. When one frame of data has been received, it is automatically transferred from RSR_1. RSR_1 and RDR_1 are in a double-buffer configuration, allowing continuous reception of data. RDR_1 is a receive-only register, so it can only be read by the CPU.
- **Transmit Shift Register (TSR_1)**
 This register is used to transmit serial data. In order to transmit data, the data is first transferred from the transmit data register (TDR_1) to TSR_1. Then the transmit data is output from the TxD_1 pin. TSR_1 cannot be accessed directly by the CPU.
- **Transmit Data Register (TDR_1)**
 Data to be transmitted is stored in this 8-bit register. When it is detected that TDR_1 is empty, data that has been written to TDR_1 is automatically transferred to TSR_1. TDR_1 and TSR_1 are in a double-buffer configuration. This allows data to be transferred to TSR_1 after one frame of data has been transmitted and the next frame of data is still being written to TDR_1, making possible continuous transmission of data. It is always possible to read or write to the TDR from the CPU, but before writing to the TDR it should be confirmed that the value of the TDRE bit in the serial status register (SSR_1) is 1.
- **Serial Mode Register (SMR_1)**
 This 8-bit register is used to select the serial data communication format and the clock source for the on-chip baud rate generator.
- **Serial Control Register (SCR_1)**
 This register is used for transmit and receive control, interrupt control, and to select the transmit and receive clock source.
- **Serial Status Register (SSR_1)**
 This register comprises the SCI1 status flag and the transmit and receive multiprocessor bits. TDRE, RDRF, ORE, PER, and FER can be cleared only.
- **Serial Direction Control Register (SDCR_1)**
 This register is used to select whether the LSB or MSB is first. For 8-bit communication either LSB-first or MSB-first may be selected, but LSB-first should be used for 7-bit communication.

- Bit Rate Register (BRR_1)

This 8-bit register is used to adjust the bit rate. The SCI has independent baud rate generators for the individual channels, allowing different bit rates to be set for each. See the hardware manual for details on setting values, execution rate relationships, etc.

Table 2 shows the function allocations for the task example.

Table 2 Function Allocations

Function	Classification	Function Allocation
TXD1	Pin	Channel 1 transmit data output pin
RXD1	Pin	Channel 1 transmit data input pin
SMR_1	SCI1	Sets communication format to asynchronous mode
SCR_1	SCI1	Enables transmit operation
SSR_1	SCI1	Status flag showing SCI1 operation status
SDCR_1	SCI1	Specifies LSB-first
BRR_1	SCI1	Sets communication bit rate
TSR_1	SCI1	Register for transmitting serial data
TDR_1	SCI1	Register for storing transmit data
RSR_1	SCI1	Register for receiving serial data
RDR_1	SCI1	Register for storing receive data

3. Operation

Figure 3 shows the operation of asynchronous mode data transmission in the task example. To help explain figure 3, table 3 lists the software and hardware processing that is performed.




Figure 3 Data Transmission Operation

Table 3 Processing

	Software Processing	Hardware Processing
(1)	—	RSR_1 receives serial data and transfers it to RDR_1
(2)	—	Set RDRF flag in SSR_1 to 1
(3)	Read data from RDR_1	
(4)	Clear RDRF flag in SSR_1 to 0	
(5)	Write receive data to TDR_1	—
(6)	Clear TDRE flag in SSR_1 to 1	—
(7)	—	Transfer data from TDR_1 to TSR_1
(8)	—	Set TDRE flag in SSR_1 to 1 and output transmit data from pin TXD1
(9)	—	RSR_1 receives serial data and transfers it to RDR_1
(10)	—	Set RDRF flag in SSR_1 to 1
(11)	Read data from RDR_1	
(12)	Clear RDRF flag in SSR_1 to 0	
(13)	Write receive data to TDR_1	—
(14)	Clear TDRE flag in SSR_1 to 1	—
(15)	—	Transfer data from TDR_1 to TSR_1
(16)	Repeat	Repeat

4. Software

(1) Module Descriptions

Table 4 lists the modules used in the task example.

Table 4 Module Descriptions

Module	Label	Function
Main routine	main	Calls modules
SCI routine	init_sci	Initial settings of SCI1
Receive routine	rcv_sci	Receives serial data
Transmit routine	trans_sci	Transmits serial data
Error handling	err_int	Handles receive errors

(2) Argument Descriptions

Table 5 lists the arguments used in the task example.

Table 5 Argument Descriptions

Argument	Function	Module
Rev_data[0–2]	Stores SCI_1 receive data	Receive routine
trans_data	Transmits data from SCI_1	Transmit routine

(3) On-Chip Register Descriptions

Table 6 lists the on-chip registers used in the task example. The set values shown are the values used in the task example and differ from the initial settings.

Table 6 On-Chip Register Descriptions


Register		Set Value	Function
	Bit		
MSTCR1	MSTP17	0	Module standby control register 1 SCI1 standby control bit Standby cancelled when MSTP17 = 0
SCR_1		H'70	Serial control register 1 (SCI_1) Transmit and receive control, interrupt control, transmit and receive clock source control
	TIE	0	Transmit interrupt enable TXI interrupt requests enabled when set to 1
	RIE	1	Receive interrupt enable RXI and ERI interrupt requests enabled when set to 1
	TE	1	Transmit enable Transmit operations enabled when set to 1
	RE	1	Receive enable Receive operations enabled when set to 1
	MPIE	0	Multiprocessor interrupt enable (In asynchronous mode, enabled when MP = 1 in SMR) In the task example, disabled because MP = 0
	TEIE	0	Transmit end interrupt enable TEI interrupt requests enabled when set to 1
	CKE1 CKE2	0 0	Clock enable 1, 0 Selects clock source and SCK pin function In the task example, clock source is on-chip clock and SCK pin is not used
SMR_1		H'00	Serial mode register 1 Selects communication format and the clock source for on-chip baud rate generator
	C/A	0	Communication mode Asynchronous mode when cleared to 0
	CHR	0	Character length (enabled in asynchronous mode only) 8-bit transmission and reception when 0
	PE	0	Parity enable (enabled in asynchronous mode only) No-parity transmission and reception when 0
	O/E	0	Parity mode (enabled in asynchronous mode when PE = 1) (In this example PE = 0 and this bit is disabled)
	STOP	0	Stop bit length (enabled in asynchronous mode only) 1-stop-bit transmission and reception when 0

Register		Set Value	Function
Bit			
SMR_1	MP	0	Multiprocessor mode (enabled in asynchronous mode only) Multiprocessor communication disabled when 0
	CKS1	0	Clock select 1, 0
	CKS2	0	When value is 00, P _φ clock selected using on-chip baud rate generator as clock source
BRR_1		H'40	Bit rate register 1 8-bit register for adjusting bit rate
SDCR_1		H'F2	Serial direction control register 1 DIR bit (bit 3) selects LSB-first or MSB-first In task example, DIR = 0 (LSB-first)
SSR_1	H'xx		Serial status register 1 Comprises SCI1 status flag and transmit and receive multiprocessor bits Only 0 may be written to the status flag, to clear it
	TDRE	*	Transmit data register empty (status flag)
	RDRF	*	Receive data register full (status flag)
	ORER	*	Overrun error (status flag)
	FER	*	Framing error (status flag)
	PER	*	Parity error (status flag)
	TEND	*	Transmit end (status flag)
	MPB	0	Multiprocessor bit
	MPBT	0	Multiprocessor bit transfer
PACRL2	PA4MD1	0	Port A control register L2
	PA4MD0	1	Function setting for port A multiplex pin (TXD1)
	PA3MD1	0	Port A control register L2
	PA3MD0	1	Function setting for port A multiplex pin (RXD1)


*: Can only be cleared to 0. Setting to 1 is performed by hardware.

5. Flowcharts


(1) Main Routine




(2) SCI1 Initialize Routine



(3) Data Receive Routine



(4) Data Transfer Routine



6. Program Listing

```

/*****
/* SH7145F Application Note
/*
/* Function
/* :SCI1
/*
/* External input clock : 12.5MHz
/* Internal CPU clock : 50MHz
/* Internal peripheral clock : 25MHz
/*
/* Written :2003/7 Rev.1.0
*****/

#include "iodefine.h"
#include <machine.h>

/*----- Symbol Definition -----*/

#define COUNT 3

/*----- Function Definition -----*/
void main(void);

void init_sci(void);
unsigned char rcv_sci(unsigned char);
void trans_sci(char);

void err_int(void);
void dummy_f(void);

/*----- RAM allocation Definition -----*/

volatile unsigned char Rev_data[COUNT];

/*****
/* main Program
*****/
void main( void )
{
    unsigned char i = 0;

    init_sci(); /* Initialize SCI */
    i = rcv_sci(i); /* Receive 1st byte of serial data */
    i = rcv_sci(i); /* Receive 2nd byte of serial data */
    i = rcv_sci(i); /* Receive 3rd byte of serial data */
    while(1); /* LOOP */
}

/*****

```

```
Function : init_sci
Operation : Initialize serial (scil)
Asynchronous receive operation
  -Data      : 8bit
  -Stop bit  : 1bit
  -Parity bit : No
```

```

*****/
void init_sci(void)
{
  unsigned long i;
  P_STBY.MSTCR1.BIT.MSTP17 = 0;          /* disable SCi1 standby mode          */

  /* Initialize SCI Asynchronous mode */
  P_SCi1.SCR_1.BYTE &= 0x03;            /* clear TIE,RIE,TE,RE,MPIE,TEIE     */
  P_SCi1.SCR_1.BIT.CKE = 0;            /* clock:internal,SCK:output         */
  P_SCi1.SMR_1.BYTE = 0x00;            /* 8bit,No parity,1stop bit         */
  // CA = 0;                            /* Asynchronous mode                 */
  // CHR = 0;                            /* data length 8bits                 */
  // PE = 0;                             /* No parity                          */
  // OE = 0;                             /* (=0)even parity                   */
  // STOP = 0;                            /* 1 stop bit                         */
  // CKS = 0;                             /* clock source=Pφ(25MHz)            */

  P_SCi1.BRR_1 = 40;                   /* 19200bps@25MHz(Peripheral)        */
  P_SCi1.SDCR_1.BIT.DIR = 0;          /* LSB first send                     */

  for( i=0; i < 0x0300 ; i++);        /* Wait 1bit                          */

  P_SCi1.SCR_1.BIT.TIE = 0;           /* TXi1 interrupt disable            */
  P_SCi1.SCR_1.BIT.RIE = 0;           /* RXi1,ERi interrupt disable        */

  /* Initialize SCi1 PORT */
  P_PORTA.PACRL2.BIT.PA4MD = 1;       /* set TXD1(PA4:134pin@SH7145)       */
  P_PORTA.PACRL2.BIT.PA3MD = 1;       /* set RXD1(PA3:133pin@SH7145)       */

  P_SCi1.SCR_1.BYTE |= 0x30;          /* TE=RE=1,Transmit and Receive Enable */
}

/*****/
/* Function      : rcv_sci              */
/* Operation     : Serial data receive and send function calls */
/* Argument      : None                 */
/* Value returned : None                */
/*****/
unsigned char rcv_sci(unsigned char rev_count)
{
  while(P_SCi1.SSR_1.BIT.RDRF == 0);  /* Wait until reception finishes */

  Rev_data[rev_count] = P_SCi1.RDR_1; /* get receive data              */
}

```

```

P_SCI1.SSR_1.BIT.RDRF = 0;          /* Clear RDRF          */
trans_sci(Rev_data[rev_count]);    /* Transmit receive data */
rev_count++;                       /* Increment storage address */

return(rev_count);
}

/*****
/* Function      : trans_sci          */
/* Operation     : Write 1 character to serial output */
/* Argument      : trans_data         */
/* Value returned: None              */
*****/
void trans_sci(char tarans_data) {

    while(!(P_SCI1.SSR_1.BYTE & 0x80)){ /* Wait until data can be written to TDR */
        ;                               /* (until TDRE is set to 1)          */
    }

    P_SCI1.TDR_1 = (unsigned char)trans_data; /* Write data to TDR          */
    P_SCI1.SSR_1.BYTE &= 0x7F;             /* Clear flag, transmit       */
}

/*****
                Interrupt handling
*****/
#pragma interrupt(err_int)
void err_int(void)
{
    if(P_SCI1.SSR_1.BIT.ORER == 1){        /* Overrun error          */
        P_SCI1.SSR_1.BIT.ORER = 0;        /* OREr flag clear       */
    }

    if(P_SCI1.SSR_1.BIT.FER == 1){        /* Framing error          */
        P_SCI1.SSR_1.BIT.FER = 0;        /* FER flag clear        */
    }

    if(P_SCI1.SSR_1.BIT.PER == 1){        /* Parity error           */
        P_SCI1.SSR_1.BIT.PER = 0;        /* PER flag clear        */
    }
}

#pragma interrupt(dummy_f)
void dummy_f(void)
{
    /* Other Interrupt */
}

```


Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.