

130nm node CMOS Process (CS90A)


Features

Technology Code	CS90A			
Transistor	UHS	HS	ST	LL
Physical Gate Length (nm)	110	110	110	110
Gate Oxide Thickness (nm)	2.9	2.9	2.9	2.9
Supply Voltage (V)	1.2	1.2	1.2	1.2
NMOS Ids ($\mu\text{A}/\mu\text{m}$)	780	678	570	390
PMOS Ids ($\mu\text{A}/\mu\text{m}$)	-321	-276	-218	-150
NMOS Ioff ($\text{nA}/\mu\text{m}$)	36	4	0.18	0.005
PMOS Ioff ($\text{nA}/\mu\text{m}$)	-18	-3.1	-0.22	-0.015
Gate Leak Current ($\text{nA}/\mu\text{m}$)	0.01	0.01	0.01	0.01
Basic Gate Delay (ps)	14	17	28	45
Number of Available Poly Layer	1			
Number of Available Metal Layer	8Cu+1Al			
Via Filling	Cu Dual Damascene			
ILD Structure	Hybrid Low-k			
SRAM Cell Size (μm^2)	1.98			
Dual Gate Oxide Options	Available			
Mixed Signal Options	Available			
RF Elements	MIM cap., Poly Resistor, Inductor			
Fuse	RAM Redundancy			




Mie plant

Technology Roadmap




130nm node CMOS Process (CS90A)

Transistor




SRAM



Cell Size = $1.98\mu\text{m}^2$
 (1.2µm x 1.65µm)
 (2nd Generation SRAM)

Interconnect



FUJITSU MICROELECTRONICS AMERICA, INC.

Corporate Headquarters
 1250 E. Arques Ave. Sunnyvale, CA 94088-3470
 Tel: (800) 866-8608 Fax: (408) 737-5999
 E-mail: inquiry@fma.fujitsu.com Web Site: <http://www.fma.fujitsu.com>

©2003 Fujitsu Microelectronics America, Inc.
 All company and product names are trademarks or registered trademarks of their respective owners.
 Printed in the U.S.A. WFS-FS-20983-7/2003